Contents

4. Core Peripherals ................................................................. 4-1
   4.1. Overview ........................................................................ 4-1
   4.2. Background information ............................................... 4-1
       4.2.1. About ARM Hardware Development Environment .... 4-1
       4.2.2. Semihosting ......................................................... 4-4
       4.2.3. Timer/Interrupt .................................................... 4-6
   4.3. Instructions ................................................................. 4-10
       4.3.1. Setting up ARMulator ........................................... 4-10
       4.3.2. Scrutiny of Source Code: Interrupt Mechanism ....... 4-10
       4.3.3. Scrutiny of Source Code: Timer/Interrupt Memory Map 4-11
       4.3.4. Guidance ............................................................. 4-12
   4.4. Exercises ..................................................................... 4-15
   4.5. Reference ....................................................................... 4-15
4. Core Peripherals

4.1. Overview

This Lab let us be familiar with the ARM Hardware Development Environment, and try to understand the operation mechanism of semihosting and Timer/Interrupt. You will learn:

1. ARM Hardware Development Environment
2. Timer/Interrupt

4.2. Background information

4.2.1. About ARM Hardware Development Environment

The ARM Integrator/AP
The Integrator/AP is an ATX form-factor motherboard that supports the development of applications and hardware for ARM processor-based products. It supports up to four processors on plug-in modules and provides clocks, bus arbitration, and interrupts handling for them. The core modules (CM) and logic modules (LM) can be attached to the Integrator AP.

1. Integrator/AP System Features
   The main components of the Integrator/AP includes a system controller FPGA, a clock generator, a PCI bus interface supporting on-board expansion, an External Bus Interface (EBI) supporting external memory expansion, a boot ROM, 32MB flash memory, and 256KB or 512KB SSRAM.
   The system controller FPGA implements (1) the system bus to CMs and LMs, (2) system bus arbiter, (3) interrupt controller, (4) peripheral I/O controller, (5) three counter/timers, (6) reset controller, and (7) system status and control registers.

2. Integrator/AP System Architecture
   The architecture of the Integrator/AP is shown in Figure 1.
Figure 2 shows the block diagram of the system controller FPGA, which implements the following functions:

1. System Bus Interface:
   The system bus interface is incorporated into the system controller FPGA. It provides arbitration for Integrator/AP and any attached modules. It supports transfers between the system bus and the Advanced Peripheral Bus (APB), transfers between the system bus and the PCI bus and transfers between the system bus and the External Bus Interface (EBI).
   Note: the system bus can be configured as AHB or ASB. The system bus configuration is indicated by a character displayed on the alphanumeric display. This is S for ASB or H for AHB. If you want to change the system bus supported by the AP, please refer to the Integrator/AP user guide (pp. 3-4~3-5).

2. System Bus Arbiter.
   Provides arbitration for six bus masters. These can include up to 5 masters on CMs or LMs and the PCI bus bridge.

3. Peripheral I/O Controller
   It includes two ARM PrimeCell UARTs (PL010), an ARM PrimeCell
Keyboard & Mouse Interface (KMI) (Pl050), an ARM PrimeCell Real Time Clock (RTC) (PL030), three 16-bit counter/timers, a GPIO controller, and alphanumeric display, LED control and switch reader.

4) Reset Controller
Initializes the Integrator/AP when the system is reset.

5) System Status and Control Register
Allows software configuration and control of the operation of the Integrator/AP. Controls includes clock speeds, software reset, and flash memory write protection.

6) Interrupt Controller FPGA
It handles IRQs and FIQs for up to four ARM processors. IRQs and FIQs originate from the peripheral controllers, from the PCI bus, and from devices on logic modules. The interrupt controller allows interrupt requests from any of these sources to be assigned to any of the processors. Interrupts are enabled, acknowledged, and cleared via registers in the interrupt controller.

The ARM Integrator/Core Module (CM)
The Integrator/CM core modules provide you with a development system that can be used to development products around the ARM processor cores. The core modules can be used in the following ways: (1) It can be used as a standalone software development system without AP, (2) It can be mounted onto an ARM Integrator/AP, and (3) It can be integrated into a third-party development or ASIC prototyping system.

Figure 3 shows the block diagram of CM. The major components on the core module are:
Core Peripherals

(1) A microprocessor core. The type of the processor core is dependent on the type of CM. For example, the processor core of CM920T is ARM920T; the processor core of CM920T-ETM is ARM920T with ETM; the processor core of CM940T is ARM940T.

(2) A core module FPGA. This FPGA implements the SDRAM controller, the system bus bridge, the reset controller, Interrupt controller, and status, configuration, and interrupt registers.

(3) 1MB SSRAM.

(4) Up to 256MB of SDRAM (optional) plugged into the DIMM socket.

(5) SSRAM controller.

(6) Clock generator.

(7) System bus connectors.

(8) Logic analyzer connectors for AHB and Trace port.

4.2.2. Semihosting

A mechanism whereby the target communicates I/O requests made in the application code to the host system, rather than attempting to support the I/O itself.

When the developer attempt to show something through System I/O, the developer could let the application connected to a PC as a host with the debugger running. The debugger running on the host will handle the communications with the target application hardware, such as the ARM Integrator for example. The I/O request from the target application hardware will be handled and display by the host's debugger. This is called Semihosting.
Semihosting enables the developers to perform the system I/O through the host's debugger. The time and efforts for the developer to support system I/O request by writing hardware drivers is not required. This let the developer concentrate on the application development.

1. How Semihosting Work?
   The application invokes the semihosting SWI (Software Interrupt). The debug agent then handles the SWI exception. The debug agent provides the necessary communication to the host system. Semihosting operations are requested using a semihosted SWI numbers:
   - 0x123456 in ARM state.
   - 0xAB in Thumb state.

2. Software Interrupt (SWI) Interface
   A Software Interrupt (SWI) is requested with an SWI number (Semihosting SWI numbers: 0x123456(ARM), 0xAB(Thumb)). Different operations in the SWI are identified using value of r0. Other parameters are passed in a block that is pointed by r1. The result is returned in r0. It could be an immediate value or a pointer.

3. Semihosting SWIs
   Semihosting operations used by C library functions such as printf(), scanf() uses semihosting SWIs. No need to implement semihosting operations for default standard I/O functions manually.
4.2.3. Timer/Interrupt

This example installs a timer interrupt to update a variable. A loop in main() contains the code that reads the variable and outputs its value to the standard output port. Observation key points are checking the Timer/Interrupt related registers values to see how they change, and observing how interrupt is handled. The example can be run both on the integrator and ARMulator. We shall take care the setting of ARMulator.

1. About Counter/Timers

There are 3 counter/timers on an ARM Integrator AP. Each counter/timer generates an IRQ when it reaches 0. Each counter/timer has a 16-bit down counter with selectable prescale, a load register and a control register.
2. Counter/Timer Registers

These registers control the 3 counter/timers on the Integrator AP board. Each timer has the following registers.

- **TIMERX_LOAD**: a 16-bit R/W register which is the initial value in free running mode, or reloads each time the counter value reaches 0 in periodic mode.
- **TIMERX_VALUE**: a 16-bit R register which contains the current value of the timer.
- **TIMERX_CTRL**: an 8-bit R/W register that controls the associated counter/timer operations.
- **TIMERX_CLR**: write only. Writing to the Clear location clears an interrupt generated by the counter timer.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Size</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x13000000</td>
<td>TIMER0_LOAD</td>
<td>R/W</td>
<td>16</td>
<td>Timer0 load register</td>
</tr>
<tr>
<td>0x13000004</td>
<td>TIMER0_VALUE</td>
<td>R</td>
<td>16</td>
<td>Timer0 current value register</td>
</tr>
<tr>
<td>0x13000008</td>
<td>TIMER0_CTRL</td>
<td>R/W</td>
<td>8</td>
<td>Timer0 control register</td>
</tr>
<tr>
<td>0x1300000C</td>
<td>TIMER0_CLR</td>
<td>W</td>
<td>1</td>
<td>Writing to the Clear location clears an interrupt generated by the counter timer.</td>
</tr>
</tbody>
</table>

**Table 1** Timer registers description.

3. Timer Control Register

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
</table>
| 7    | ENABLE | 0: Timer disabled  
1: Timer Enabled |
| 6    | MODE   | 0: Free-running Mode  
1: Periodic Timer Mod |
| 5:4  | Unused | Unused, always 00 |
| 3:2  | PRESCALE | Prescale divisor:  
00=none;  
01=div by 16;  
10=div by 256;  
11=undefined |
| 1:0  | Unused | Unused, always 00 |

**Table 2** Bits description of timer control register

Two modes of operation are available, free-running mode and periodic timer mode. In periodic timer mode the counter will generate an interrupt at a constant interval, reloading the original value after wrapping past zero. In free-running mode (default mode) the timer will overflow after reaching its zero value and continue to count down from the maximum value.

4. About Interrupt Controller

Implemented in the system controller FPGA. Provides interrupt service routine dispatch for up to 4 processors (CMs). There’s a 22-bit IRQ and FIQ controller for each processor. Each bit resembles an interrupt source.
5. IRQ Registers
The registers control each processor’s interrupt handler on the Integrator AP board.
Each IRQ has following registers:
- IRQX_STATUS: a 22-bit R register representing the current masked IRQ status.
- IRQX_RAWSTAT: a 22-bit R register representing the raw IRQ status.
- IRQX_ENABLESET: a 22-bit location used to set bits in the enable register.
- IRQX_ENABLECLR: a 22-bit location used to clear bits in the enable register.

<table>
<thead>
<tr>
<th>Address</th>
<th>Name</th>
<th>Type</th>
<th>Size</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x14000000</td>
<td>IRQ0_STATUS</td>
<td>R</td>
<td>22</td>
<td>IRQ0 status</td>
</tr>
<tr>
<td>0x14000004</td>
<td>IRQ_RAWSTAT</td>
<td>R</td>
<td>22</td>
<td>IRQ0 raw status</td>
</tr>
<tr>
<td>0x14000008</td>
<td>IRQ0_ENABLESET</td>
<td>W</td>
<td>22</td>
<td>IRQ0 enable set</td>
</tr>
<tr>
<td>0x1400000C</td>
<td>IRQ0_ENABLECLR</td>
<td>W</td>
<td>22</td>
<td>IRQ0 enable clear</td>
</tr>
</tbody>
</table>

Table 3  IRQ registers description.

6. IRQ Register bit assignments
   6.1 Bit assignment on AP

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>TIMERINT2</td>
<td>Counter/Timer2 interrupt</td>
</tr>
<tr>
<td>6</td>
<td>TIMERINT1</td>
<td>Counter/Timer1 interrupt</td>
</tr>
<tr>
<td>5</td>
<td>TIMERINT0</td>
<td>Counter/Timer0 interrupt</td>
</tr>
<tr>
<td>4:1</td>
<td>Unused</td>
<td>Unused, always 0</td>
</tr>
<tr>
<td>0</td>
<td>SOFTINT</td>
<td>Software interrupt</td>
</tr>
</tbody>
</table>

Table 4  Bits description of IRQ register on AP.
6.2 Bit assignment on ARMulator

<table>
<thead>
<tr>
<th>Bit</th>
<th>Interrupt source</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>FIQ source</td>
</tr>
<tr>
<td>1</td>
<td>Programmed interrupt</td>
</tr>
<tr>
<td>2</td>
<td>Communications channel Rx</td>
</tr>
<tr>
<td>3</td>
<td>Communications channel Tx</td>
</tr>
<tr>
<td>4</td>
<td>Timer 1</td>
</tr>
<tr>
<td>5</td>
<td>Timer 2</td>
</tr>
</tbody>
</table>

*Table 5: Bits description of IRQ register on ARMulator.*

7. How Interrupt Works:

*Figure 7* Interrupt processing flow
4.3. Instructions

After going through this leading experiment, you will understand the main mechanism of Timer/Interrupt operations.

There are two methods to perform the Timer/Interrupt operations: pure software or hardware method. The software method can perform the operations purely on your desktop with the help of ARMulator and uHAL. You don’t have to port your codes onto the Integrator/AP but with the costs of some performance loss and functionality limit. The second method, hardware method, allows you to perform operations, including Timer/Interrupt, appropriately through semihosting and the aid of Multi-ICE. Either way is applicable. You may refer to the Labs for detailed information for software or hardware methods.

4.3.1. setting up ARMulator

Edit corresponding section in $ADS_ROOT/Bin/peripherals.ami and $ADS_ROOT/Bin/peripherals.dsc for timer module. Please set the interrupt numbers according to Table A.3. Re-define interrupt controller and timer in peripherals.ami:

```ami
{Default_Intctrl=Intctrl
 Wait=0
 Range:Base=0x14000000 }

{Default_Timer=Timer
 Wait=0
 Range:Base=0x13000000
 ;Frequency of clock to controller.
 CLK=20000000
 ;; Interrupt controller source bits - 4 and 5 as standard
 IntOne=4
 IntTwo=5 }
```

4.3.2. Scrutiny of Source Code: Interrupt Mechanism

In this lab, you have to figure out the operating principle and mechanism of Timer/Interrupt performed in the C program “irq.c.”
Important Functions:

- **Install_Handler**: This function installs the IRQ handler at the branch vector table at 0x18.
- **myIRQHandler**: This is the user’s IRQ handler. It performs the timer ISR in this example.
- **IRQ Mask Enable**: Set the IRQ0_ENA register to enable timer0 interrupt mask. So the IRQ could be accepted and handled.
- **enableIRQ**: The IRQ enable bit in the CPSR is set to enable IRQ.
- **LoadTimer, WriteTimerCtrl, ReadTimer, ClearTimer**: Timer related functions

To fully understand the hardware operations of ARM timers and their corresponding Interrupt operations, please be sure to (at least) survey the document DUI_0098B_AP_UG.pdf [1] of Section 3.5, 3.6 and 3.7.1. To be familiar with the software programming of Timer/Interrupt, please read Section 4.6 and 4.8 in the document.

At the beginning for the overview of “irq.c”, refer to the C code in circle 1. It sets the timer down-counting from 64 and triggers the timer to start down-counting. After a while, it down-counts to zero and triggers the interrupt signal IRQ to the Interrupt Controller in the AP (Circle 1 in Figure 7). IRQ corresponds to a branch vector of 0x18 and it branches the ARM processor to execute the Interrupt Handler (Circle 2 in Figure 7). But before execute the Interrupt Handler, the programs has to install the handler as shown in circle 2 in the source code. You may refer to ADS_DeveloperGuide.pdf of Section 5.3 for more information. The Interrupt Handler of this program is the function __irq void myIRQHandler in circle 3 of the source code. It performs the Interrupt Service Routine (ISR) for the interrupt as shown in circle 3 of Figure 7. According to the source code (Circle 3), it just prints “HIHI!” and clears the timer’s IRQ. For more information, refer to ADS_DeveloperGuide.pdf of Section 5.5.

### 4.3.3. Scrutiny of Source Code: Timer/Interrupt Memory Map

To employ the timer and interrupt mechanism of the AP, you have to map the variables in the source code to specific memory addresses. Circle 4 in the source code installs the memory addresses of IRQ. Circle 5 enables the IRQs of Timer0 and SWI (0x11). The functions, LoadTimer, WriteTimerCtrl, ReadTimer, and ClearTimer install the memory addresses of corresponding registers and print out execution messages. Detailed information can be obtained in Section 4.6 and 4.8 in [1].

Note that if you implement this by the software method, you have to modify the mapped addresses according the specification in uHAL and generate you own make files. The procedure for the implement is shown in the OS Lab.
4.3.4. Guidance

Create a new ARM Executable Image project, add irq.c to the project, make the project, and run the project finally.

```c
#include <stdio.h>

unsigned Install_Handler( unsigned routine, unsigned *vector )
{
    unsigned vec, oldvec;
    vec = ((routine - (unsigned)vector - 0x8) >> 2);
    /*->routine is the pointer point to the IRQ handler. */
    /*->shift right 2 is for address word aligned. */
    /*->subtract 8 is due to the pipeline */
    /*since PC will be fetching the 2nd instruction */
    /* after the instruction currently being executed. */
    vec = 0xea000000 | vec;
    /* to implement the instruction B <address> */
    /* 0xea is the Branch operation */
    oldvec = *vector;
    /* the IRQ address or FIQ address */
    *vector = vec;
    /* the contents of IRQ address is now the branch instruction */
    return (oldvec);
}

t void myIRQHandler (void)
{
    printf("\nFrom IRQ Handler>>HIHI!!\n");
    ClearTimer(); /* Clear the timer’s IRQ */
}

// this function is used to set the I bit in CPSR
inline void enable_IRQ(void)
{
    int tmp;
    __asm
    {
        MRS tmp, CPSR
        BIC tmp, tmp, #0x80
        MSR CPSR_c, tmp
    }
}
```
void d2b(int d_number, int array_len, int *b_number) {
    int len; /* array index */ /* This function transform data into binary digits */
    int temp = 1;

    for (len = 0; len < array_len; len++) {
        if (temp & d_number) b_number[len] = 1;
        else b_number[len] = 0;
        d_number = d_number >> 1;
    }
}

void printB(int d_number, int array_len, int *b_number) {
    int i; /* This function prints the binary digits */
    for (i = (array_len - 1); i >= 0; i--) {
        printf("%d", b_number[i]);
        if (i % 8 == 0 && i != 0)
            printf("_");
    }
    printf("\n");
}

void LoadTimer(int loadvalue) {
    int TIMER0_LOAD_ADDR = 0x13000000;
    int *TIMER0_LOAD;

    TIMER0_LOAD = (int *)TIMER0_LOAD_ADDR;

    *TIMER0_LOAD = loadvalue;
    printf("Timer Message>>> Timer0 loaded!!\n");
}

int ReadTimer(void) {
    int TIMER0_VALUE_ADDR = 0x13000004;
    int *TIMER0_VALUE;

    TIMER0_VALUE = (int *)TIMER0_VALUE_ADDR;
    printf("Timer Message>>> Timer0 value aquired!!\n");
    return *TIMER0_VALUE;
}
```c
void WriteTimerCtrl(int writevalue){
    int TIMER0_CTRL_ADDR = 0x13000008;
    int *TIMER0_CTRL;
    TIMER0_CTRL = (int *)TIMER0_CTRL_ADDR;
    *TIMER0_CTRL = writevalue;
    printf("Timer Message>>> Timer0 control register
    changed!!\n");
}  

void ClearTimer(void){
    int TIMER0_CLEAR_ADDR = 0x1300000C;
    int *TIMER0_CLEAR;
    TIMER0_CLEAR = (int *)TIMER0_CLEAR_ADDR;
    *TIMER0_CLEAR = 1;
    printf("Timer Message>>> Timer0 cleared!!\n");
}

int main(void) {
    int IRQ0_STATUS_ADDR = 0x14000000;
    int IRQ0_RAWSTAT_ADDR = 0x14000004;
    int IRQ0_ENABLESET_ADDR = 0x14000008;
    int IRQ0_ENABLECLR_ADDR = 0x1400000C;

    int *IRQ0_STATUS, *IRQ0_RAWSTAT, *IRQ0_ENABLESET, *IRQ0_ENABLECLR;

    int b_num[22];
    int i;
    unsigned *irqvec = (unsigned *)0x18;

    Install_Handler( (unsigned)myIRQHandler, irqvec ); /* Install user's IRQ Handler */

    enable_IRQ(); /* DR added - ENABLE IRQs */

    IRQ0_STATUS = (int *) IRQ0_STATUS_ADDR;
    IRQ0_RAWSTAT = (int *) IRQ0_RAWSTAT_ADDR;
    IRQ0_ENABLESET = (int *) IRQ0_ENABLESET_ADDR;
    IRQ0_ENABLECLR = (int *) IRQ0_ENABLECLR_ADDR;

    *IRQ0_ENABLESET = 0x0011;
}
```
4.4. Exercises

(1) Understand the mechanism of timer/interrupt. Use the timer/interrupt to evaluate the performance of other applications.

4.5. Reference

1. Integrator ASIC Platform [DUI_0098B_AP_UG]
2. System Memory Map [DUI_0098B_AP_UG 4.1]
3. Counter/Timer [DUI_0098B_AP_UG 3.7, 4.6]
4. Interrupt [DUI_0098B_AP_UG 3.6, 4.8]
5. LEDs [DUI_0098B_AP_UG 4.5]
6. Core Module [DUI_0126B_CM7TDMI]
7. Core Module Registers [DUI_0126B_CM7TDMI 4.2]
8. Core Module Memory Organization [DUI_0126B_CM7TDMI 4.1]
9. SSRAM [DUI_0126B_CM7TDMI 3.2]
10. SDRAM [DUI_0126B_CM7TDMI 3.4]
11. SWI Interface [ADS_DebugTargetGuide 5.1.1]
12. SWI Handling [ADS_DeveloperGuide 5.4]
14. Building Semihosted application [ADS_CompilerLinkerUtil 4.2]
Core Peripherals

15. Semihosting directly dependent functions [ADS_CompilerLinkerUtil Table4-1]
16. Semihosting indirectly dependent functions [ADS_CompilerLinkerUtil Table4-2]
17. I/O supported functions using semihosting SWI [ADS_CompilerLinkerUtil Table4-13]
18. uHAL API [AFS_Reference_Guide.pdf] [AFS_User_Guide.pdf]