

Chih-Wei Liu
VLSI Signal Processing Lab
Department of Electronics Engineering
National Chiao Tung University

## Outline

- DSP Arithmetic
- Stream Interface Unit \& A Simple DSP Core
- Register Organization for DSP


## DSP Arithmetic

- Dynamic range
- Precision

Floating-point (FP) arithmetic

- Fractional (1.x) operations with automatic rounding
- Automatic radix-point tracking in "exponent" with hardware to use the full precision of the "mantissa"
- Unnecessary dynamic range for most DSP applications with poor speed, silicon area, \& power consumption
Integer arithmetic
- Programmer must estimate the dynamic range to prevent overflow
- Tradeoffs between quality (precision) \& speed (for explicit exponent tracking \& data rounding)


## Integer Arithmetic

- Assume a 256-level grayscale image is going to be filtered with a 7-tap FIR with symmetric coefficients
[-0.0645, -0.0407, 0.4181, 0.7885]
- For 24-bit integer units,
- 8 bits reserved for inputs \& 3 bits for 7 -element accumulations Thus, the coefficients has at most 13 -bit precision
- The fractional coefficients are multiplied by $2^{13}$ (8192) to integer numbers [-528-333 3,425 6,459]
- After the inner product (i.e. multiply-accumulate), the result is divided by 8192 (arithmetically right shifted by 13 bits) to normalize the results (with radix point identical to inputs)
- If overflow occurs, the result is saturated (optional)

Note: It is possible to use the 24 bits more efficiently for higher precision with more complicated data manipulations

## Static FP Arithmetic

- Effective compromise between FP and integer units
- Fractional operations with automatic rounding as FPU
- Shrunk (1-bit) aligners \& normalizers from FPU
- Static exponent tracking (radix point) as integer units
- Almost FP quality (precision) with much simpler hardware (thus speed, area, \& power) as the integer units
- SFP arithmetic utilizes the bits more efficiently for precision
- No exponent (more free bits for precision)
- Automatic rounding with fractional multiplications \& more frequent normalization than integer units to reduce leading sign-bits


## SFPU for Linear Transforms

- For $N$-bit data samples
- ( $N+1$ )-bit adder/subtractor with input aligners \& output normalizer (in our embodiment, all are 1-bit right shifters)
- $\quad N$-bit fractional multiplier with 1-bit output normalizer (left shifter)

- $\quad N$-bit barrel shifter with arithmetic right shifts

- FP arithmetic
- Floating-point adder \& multiplier only
- Integer unit
- Integer adder, multiplier \& barrel shifter


## PEV Analysis

- Static simulation of FP arithmetic
- Each edge in the FP SDFG is associated with a peak estimation vector (PEV) [M r]
- $\boldsymbol{M}$ denotes the (worst-case) maximum magnitude
- $\quad \boldsymbol{r}$ denotes the radix point (similar to the "exponent" in FP)
- PEV calculation rules
- Keep $M$ should be in the range between 1 and 0.5 by carrying out " $\boldsymbol{M}$ is divided (or multiplied) by 2 " and " $r$ minus (or plus) 1" simultaneously
- $\quad r$ should be identical before addition or subtraction
$\circ \quad\left[\begin{array}{ll}M_{1} & r_{1}\end{array}\right] \times\left[\begin{array}{ll}M_{2} & r_{2}\end{array}\right]=\left[\begin{array}{ll}M_{1} \times M_{2} & r_{1}+r_{2}\end{array}\right]$


## Example

- Align the radix point ( $r$ ) before summation
- Keep the maximum magnitude $(\boldsymbol{M})$ in the range between 0.5 \& 1 to prevent overflow \& maximize precision




## Over Estimation \& Affine Arithmetic



Ignoring the signal correlation may over-estimate the worst-case magnitude

Represent the intermediates in the affine form to record the respective contribution of each independent variable


## Results

| 2-D DCT Kernel | Cycle Count | PSNR (dB) |
| ---: | :---: | :---: |
| Single-precision FP | 672 | - |
| 16-bit fixed-point (integer) | 848 | 33.22 |
| 32-bit fixed-point (integer) | 672 | 36.10 |
| 16-bit SFP | $\mathbf{7 2 0}^{*}$ | $\mathbf{3 8 . 1 2 * *}$ |
| 24-bit SFP | $\mathbf{7 2 0 *}^{*}$ | $\mathbf{6 2 . 1 4}$ |

* 1,120 cycles without embedded 1-bit aligners \& normalizers
** 36.58 dB without affine arithmetic
- The first three SDFG are derived from the $C$ source codes from IJG
- The two SFP SDFG are derived from the single-precision FP SDFG (through PEV analysis)


## Outline

- DSP Arithmetic
- Stream Interface Unit \& A Simple DSP Core
- Register Organization for DSP


## Review - Folding Transform

- Procedure
- Operation scheduling
- Delay calculation

$$
D_{F}(U \xrightarrow{e} V)=N \cdot w(e)-P_{U}+v-u
$$

- Dataflow optimization



## Stream Interface Unit (SIU)

- Data generation by stream interface unit (SIU)
- Routing (interconnection)
- Buffering (storage)
i.e. functional units perform data manipulations only
- Basic SIU architectures



## Memory-based SIU

- Static queue
- Using pointer instead of data movement

- Multi-port memory
- Output-queue: $N$ read; 1 write
- Input-queue: 1 read; $N$ write


## DSP-lite Core



## Memory Remapping

Physical


## Software Generation



## Scheduling

- ASAP, ALAP, and scheduling ranges



## ILP-based Scheduler



The Boolean variable $x_{i . j}$ indicates if the vertex $i$ is scheduled at time $\boldsymbol{j}$

- Resource constraints (operations cannot exceed the resources)
- $\quad x_{0.0}+x_{1.0} \leq 1 ; x_{0.1}+x_{1.1} \leq 1 ; x_{0.2}+x_{1.2} \leq 1$ (for input)
- $\quad x_{2.1}+x_{3.1} \leq 1 ; x_{2.2}+x_{3.2} \leq 1 ; x_{2.3}+x_{3.3} \leq 1$ (for adder)
- $\quad x_{5.3}+x_{6.3} \leq 1 ; x_{5.4}+x_{6.4} \leq 1 ; x_{5.5}+x_{6.5} \leq 1$ (for output)
- Allocation constraints (each node executes only once)

```
- \(\quad x_{0.0}+x_{0.1}+x_{0.2}=1\)
- \(\quad x_{1.0}+x_{1.1}+x_{1.2}=1\)
- \(\quad x_{2.1}+x_{2.2}+x_{2.3}+x_{2.4}=1\)
- \(\quad x_{3.1}+x_{3.2}+x_{3.3}=1\)
- \(\quad x_{4.2}+x_{4.3}+x_{4.4}=1\)
- \(x_{5.2}+x_{5.3}+x_{5.4}+x_{5.5}=1\)
- \(\quad x_{6.3}+x_{6.4}+x_{6.5}=1\)
- Dependency constraints (for each edge)
```

```
- \(\quad x_{0.0}+2 x_{0.1}+3 x_{0.2}-2 x_{2.1}-3 x_{2.2}-4 x_{2.3}-5 x_{2.4} \leq-1\)
```

- $\quad x_{0.0}+2 x_{0.1}+3 x_{0.2}-2 x_{2.1}-3 x_{2.2}-4 x_{2.3}-5 x_{2.4} \leq-1$
○
○
- $\quad x_{0.0}+2 x_{0.1}+3 x_{0.2}-2 x_{3.1}-3 x_{3.2}-4 x_{3.3} \leq-1$
- $\quad x_{0.0}+2 x_{0.1}+3 x_{0.2}-2 x_{3.1}-3 x_{3.2}-4 x_{3.3} \leq-1$
- $\quad x_{1.0}+2 x_{1.1}+3 x_{1.2}-2 x_{3.1}-3 x_{3.2}-4 x_{3.3} \leq-1$
- $\quad x_{1.0}+2 x_{1.1}+3 x_{1.2}-2 x_{3.1}-3 x_{3.2}-4 x_{3.3} \leq-1$
- $2 x_{2.1}+3 x_{2.2}+4 x_{2.3}+5 x_{2.4}-3 x_{5.2}-4 x_{5.3}-5 x_{5.4}-6 x_{5.5} \leq-1$
- $2 x_{2.1}+3 x_{2.2}+4 x_{2.3}+5 x_{2.4}-3 x_{5.2}-4 x_{5.3}-5 x_{5.4}-6 x_{5.5} \leq-1$
- $2 x_{3.1}+3 x_{3.2}+4 x_{3.3}-3 x_{4.2}-4 x_{4.3}-5 x_{4.4} \leq-1$
- $2 x_{3.1}+3 x_{3.2}+4 x_{3.3}-3 x_{4.2}-4 x_{4.3}-5 x_{4.4} \leq-1$
- $\quad 3 x_{4.2}+4 x_{4.3}+5 x_{4.4}-4 x_{6.3}-5 x_{6.4}-6 x_{6.5} \leq-1$

```
- \(\quad 3 x_{4.2}+4 x_{4.3}+5 x_{4.4}-4 x_{6.3}-5 x_{6.4}-6 x_{6.5} \leq-1\)
```

VLSI Signal Processing 2004, Prof. Chih-Wei Liu

## Port Constraints

- To prevent memory conflict in the 1R/1W SIU memory in the DSP-lite core
- For adder memory, $I_{0} \& I_{1}$ can not be scheduled at the same time

$$
\begin{aligned}
& x_{0.0}+x_{1.0} \leq 1, \quad x_{0.1}+x_{1.1} \leq 1 \\
& x_{0.2}+x_{1.2} \leq 1
\end{aligned}
$$

- For output memory, $A_{0} \& M_{0}$ cannot be schedule at the same time
$x_{2.2}+x_{4.2} \leq 1, x_{2.3}+x_{4.3} \leq 1$
$x_{2.4}+x_{4.4} \leq 1$



## Performance Evaluation

- DSP-lite
- I/O registered FU to allow full-cycle routing in SIU
- Latency: 2 cycles for registered I/O
- ADSP-218x
- Single-cycle multiplier, adder, and barrel shifter with distributed register files

| \# of cycles | ADSP-218x (80MHz) | DSP-lite (100MHz) |
| ---: | ---: | ---: |
| 3rd-order Lattice Filter | 32 | 13 |
| 2nd-order Biquad Filter | 13 | 14 |
| 16-point complex FFT | 874 | 268 |
| 8-point 1-D DCT | 154 | 47 |
| $8 \times 8$ 2-D DCT | 2,452 | 720 |

## Silicon Implementation

- TSMC 0.35um 1P4M CMOS Technology
- Area: $2.8 \mathrm{~mm}^{2}$
- Freq: 100 MHz
- Power: 122 mW



## Outline

- DSP Arithmetic
- Stream Interface Unit \& A Simple DSP Core
- Register Organization for DSP


## Centralized Register File (RF)

- $\quad N$ functional units (FU) including load/store units (L/S) \& arithmetic units (AU)
- P access ports ( $(\sim 3 N)$
- $\boldsymbol{n}$ registers ( $\alpha \boldsymbol{N}$ )

- Hardware complexity
- Area: $\boldsymbol{n} \cdot \boldsymbol{P}^{2}$
- Delay: $\boldsymbol{n}^{1 / 2} \cdot \boldsymbol{P}$
- Power: $\boldsymbol{n} \cdot \boldsymbol{P}^{\mathbf{2}}$

bit lines


## Banking

- Mapping of logical to physical ports
- $\quad \boldsymbol{P}$-port register file can be constructed with $\boldsymbol{p}$-port banks (smaller SRAM blocks)
- $\boldsymbol{p}=\boldsymbol{P}$ centralized RF
- $\boldsymbol{p}<\boldsymbol{P}$ and $\boldsymbol{B}$ banks; arbitrary port mapping requires a $\boldsymbol{P}$-to- $\boldsymbol{B p}$ crossbar
- Examples
- RF organized as even/odd banks to support multi-word data operands
- $\boldsymbol{p}=\boldsymbol{P}$ and non-accessed banks are powered off to save energy
- $\boldsymbol{p}<\boldsymbol{P}$ and port conflicts are resolved either in HW (stall) or SW (carefully operation scheduling \& register allocation)



## FU Clustering

- Explore the spatial locality of computations
- Each cluster has its RF with minimal inter-cluster communication

- Hierarchical RF
- L/S units and AU have distinct RFs
- The RF for L/S can be regarded as an additional memory hierarchy
- Distributed RF (DSP-lite)



## Inter-Cluster Communication (1/2)

- Copy operations
- STM \& HP: Lx
- BOPS: ManArray (dedicated instruction slot)

- For hierarchical RF, copy operations can be viewed as special load/store instructions
- Extended accesses

- TI C'6x (extended reads)
- For hierarchical RF, extended accesses can be viewed as FU has limited operands from memory (similar to CISC)



## Inter-Cluster Communication (2/2)

- Shared storage
- Sun MAJC (with replicates for separate reads)
- For hierarchical \& clustered RF, the cache RF may work as the shared storage
- Register permutation
- Special case of shared storage

- Each cluster access an exclusive bank

- For hierarchical RF with permutation functions as a ping-pong buffer



## Ring-structure RF (1/2)



- 8 RF (each with 8 elements) are implemented, - 4 local (private) for each functional unit
- 32-bit address registers \& GPR in control \& LS units
- 40-bit accumulators in ALU/MAC units
- 4 shared are concatenated as a ring with dynamic port mapping
- Otherwise, a 16 -port ( $8 \mathrm{R} / 8 \mathrm{~W}$ ) centralized register file is required


## 64-tap FIR Example

Syntax: \#, ring offset, instr0, instr1, instr2, instr3 (memory is half-word addressed)

| i0 0; MOV r0, COEF; | MOV r0,COEF; | MOV r0,0; | MOV r0,0; |
| :--- | :--- | :--- | :--- |
| i1 0; MOV r1,X; | MOV r1,X+1; | NOP; | NOP; |
| i2 0; MOV r2,Y; | MOV r2,Y+2; | NOP; | NOP; |

// assume half-word (16-bit) input \& word (32-bit) output
i3 RPT 512, 8; // 2 outputs per iteration \& total 1024 outputs

| 0; LW_D r8,r9,(r0)+2; | LW_D | Mov | MoV r1,0; |
| :---: | :---: | :---: | :---: |
| i5 RPT 15, 2; // loop kernel: 60 MAC_V, including 120 multiplication (2 output) |  |  |  |
| i6 2; LW_D r8,r9, (r0)+2; | LW_D r8,r9, (r0)+2; | MAC_V r0,r8,r9; | MAC_V r0,r8,r9; |
| i7 0; LW_D r8,r9,(r0)+2; | LW_D r8,r9, (r0)+2; | MAC_V r0, r8,r9; | MAC_V r0,r8,r9; |
| i8 2; LW_D r8,r9, (r0)+2; | LW_D r8,r9, (r0)+2; | MAC_V r0,r8,r9; | MAC_V r0,r8,r9; |
| i9 0; MOV r0, COEF; | MOV r0,COEF; | MAC_V r0,r8,r9; | MAC_V r0,r8,r9; |
| i10 0; ADDI r1, r1, -60; | ADDI r1, r1, -60; | ADD r8,r0,r1; | ADD r8,r0,r1; |
| i11 2; SW (r2)+4, r8; | SW (r2)+4,r8; | MOV r0,0; | MOV r0,0; |

Remarks:

- 35 instruction cycles for 2 output; i.e. 17.5 cycle/output or 3.66 taps/cycle
- SIMD MAC: MAC_V r0,r8,r9; r0=r0+r8.Hi*r9.Hi \& r1=r1+r8.Lo*r9.Lo


## Ring-structure RF (2/2)



## Performance Evaluation

Implementation Results


## Summary

- Static FP arithmetic
- Software (i.e. static) tracks the exponents of the intermediate variables to maximize the precision while preventing overflow
- 62.14 dB \& 38.12dB for 24-bit \& 16-bit SFPU respectively
- Simple DSP core - DSP-lite
- Software techniques are extensively investigated to reduce the hardware complexity
- SIU-based computing engine has about 3X performance over conventional DSP with similar functional units
- Ring-structure RF for $N$ functional units
- Partitions the $4 N$-port CRF into $2 N$ sub-blocks, and each has 2R2W ports only
- Has comparable performance with state-of-the-art DSP processors (estimated in cycles) when $N=4$, and saves $91.88 \%$ area \& $77.35 \%$ access time

