


# VLSI Signal Processing

## Lecture 3 Folding Transformation





# Trading Time for Area in DSP






# Folding is "Inverse" of Unfolding


Node A



n




Folding by N



Unfolding by N



Parallel Operations



# Folding is Time-Shared Architecture



- Folding is a technique to reduce the silicon area by time-multiplexing many operations into single function units
- Folding introduces registers
- Computation time increased




Cycle	Adder Input (Left)	Adder Input (top)	System output
0	a(0)	b(0)	-
1	a(0)+b(0)	c(0)	-
2	a(1)	b(1)	a(0)+b(0)+c(0)
3	a(1)+b(1)	c(1)	-
4	a(2)	b(2)	a(1)+b(1)+c(1)
5	a(2)+b(2)	c(2)	-






# Operations in Folding Hardware




$$y(n) = a(n) + b(n) + c(n)$$


**Cycle 0**




**Cycle 1**



**Cycle 2**



**Cycle 3**



one output/2u.t.



# What's Related to Folding




- Reduce hardware by folding factor N
- $T_{\text{computation}}$  increased by N times
- Extremes
  - Fully parallel v.s. 1 function unit (or node) per algorithm operation
- Extra registers
- Control unit
- Latency






# Folding Transformation





# Delay Calculation



- $N$  is the folding factor (i.e. the number of cycles to perform an iteration)
- $Nl+u$  and  $Nl+v$  are the time units at which  $l$ -th iteration of the nodes  $U$  and  $V$  are scheduled respectively, and  $u$  and  $v$  are the time partitions at which the nodes are scheduled to execute and satisfy  $0 \leq u, v < N$
- $H_u$  is pipelined into  $P_u$  stages with output available at  $Nl+u+P_u$
- The  $l$ -th iteration of  $U$  is used by  $(l+w(e))$ -th iteration of node  $V$ , which is executed at  $N(l+w(e))+v$ . So, the result should be stored for:

$$D_F(UV) = [N(l+w(e))+v] - [Nl+P_u+u] = N w(e) - P_u + v - u$$

Independent of  $l$







# Folding Set Related to Node

- $N\ell + v$ ,  $0 \leq v \leq N-1$ , related to  $S \rightarrow (S|v)$
- A folding set is an ordered set of operations to be executed on the same node
- Folding set contains  $N$  entries
- Example:  $S_1 = \{A_1, \emptyset, A_2\}$ 
  - Operation  $A_1$  is executed at time instances  $3\ell$ , denoted by  $(S_1|0)$
  - Operation  $A_2$  is executed at time instances  $3\ell+2$ , denoted by  $(S_1|2)$
  - $\emptyset$  is null operation








# Example

- Fold the biquad filter by  $N=4$



- Assume  $T_A=1$  u.t. and  $T_M=2$  u.t. with 1 and 2 stages of pipelining, respectively (i.e.  $P_A=1, P_M=2$ )
- The folding set is  $S_A=\{4,2,3,1\}$  and  $S_M=\{5,8,6,7\}$






# Folding Equations

$$D_F(U \rightarrow V) = Nw(e) - P_u + v - u$$

- $D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$
- $D_F(1 \rightarrow 5) = 4(1) - 1 + 0 - 3 = 0$
- $D_F(1 \rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$
- $D_F(1 \rightarrow 7) = 4(1) - 1 + 3 - 3 = 3$
- $D_F(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$
- $D_F(3 \rightarrow 1) = 4(0) - 1 + 3 - 2 = 0$
- $D_F(4 \rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$
- $D_F(5 \rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$
- $D_F(6 \rightarrow 4) = 4(1) - 2 + 0 - 2 = 0$
- $D_F(7 \rightarrow 3) = 4(1) - 2 + 2 - 3 = 1$
- $D_F(8 \rightarrow 4) = 4(1) - 2 + 0 - 1 = 1$



Valid folding

$$D_F(U \rightarrow V) \geq 0$$








# Example

$$D_F(U \rightarrow V) = Nw(e) - P_u + v - u$$

receive ←      send ←

- $D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$
- $D_F(1 \rightarrow 5) = 4(1) - 1 + 0 - 3 = 0$
- $D_F(1 \rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$
- $D_F(1 \rightarrow 7) = 4(2) - 1 + 3 - 3 = 7$
- $D_F(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$
- $D_F(3 \rightarrow 1) = 4(0) - 1 + 3 - 2 = 0$
- $D_F(4 \rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$
- $D_F(5 \rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$
- $D_F(6 \rightarrow 4) = 4(1) - 2 + 0 - 2 = 0$
- $D_F(7 \rightarrow 3) = 4(0) - 2 + 2 - 3 = -3$
- $D_F(8 \rightarrow 4) = 4(1) - 2 + 0 - 1 = 1$



**Not valid folding**

$$D_F(U \rightarrow V) < 0$$






# Folding of Biquad Filter

$$D_F(U \rightarrow V) = \frac{Nw(e) - P_u + v - u}{\text{receive} \quad \text{send}}$$

- $D_F(1 \rightarrow 2) = -3$
- $D_F(1 \rightarrow 5) = 0$
- $D_F(1 \rightarrow 6) = 2$
- $D_F(1 \rightarrow 7) = 7$
- $D_F(1 \rightarrow 8) = 5$
- $D_F(3 \rightarrow 1) = 0$
- $D_F(4 \rightarrow 2) = 0$
- $D_F(5 \rightarrow 3) = 0$
- $D_F(6 \rightarrow 4) = -4$
- $D_F(7 \rightarrow 3) = -3$
- $D_F(8 \rightarrow 4) = -3$




$D_F(U \rightarrow V) < 0 \Rightarrow$  Not Valid folding





# Retiming








# Folding Retimed Biquad Filter

receive ←      → send

$$D_F(U \rightarrow V) = Nw(e) - P_u + v - u$$

- $D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$
- $D_F(1 \rightarrow 5) = 4(1) - 1 + 0 - 3 = 0$
- $D_F(1 \rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$
- $D_F(1 \rightarrow 7) = 4(1) - 1 + 3 - 3 = 3$
- $D_F(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$
- $D_F(3 \rightarrow 1) = 4(0) - 1 + 3 - 2 = 0$
- $D_F(4 \rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$
- $D_F(5 \rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$
- $D_F(6 \rightarrow 4) = 4(1) - 2 + 0 - 2 = 0$
- $D_F(7 \rightarrow 3) = 4(1) - 2 + 2 - 3 = 1$
- $D_F(8 \rightarrow 4) = 4(1) - 2 + 0 - 1 = 1$



Valid folding

$$D_F(U \rightarrow V) \geq 0$$





## Causalization: Retiming for Folding

- A folded architecture is realizable if and only if all delays  $D_F(UV)$  are non-negative
  - Retiming for folding
    - All  $D'_F(UV)$  of the retimed graph  $G'$  are non-negative
    - $N w_r(e) - P_U + v - u \geq 0 \dots$  where  $w_r(e) = w(e) + r(V) - r(U)$
- $$N(w(e) + r(V) - r(U)) - P_U + v - u \geq 0$$
- $$r(U) - r(V) \leq D_F(UV) / N \leq \lfloor D_F(UV) / N \rfloor$$

Retiming values are integers





# Register Minimization

- Folding may insert registers.
- Lifetime analysis is used for register minimization techniques in a DSP hardware
  - A variable is live from the time it is produced until the time it is consumed. After then, it is dead.
- Linear lifetime chart: represents the lifetime of the variables in a linear fashion.
- Max. number of live variables in linear lifetime chart → Min. number of registers in implementation






# Data Format Converter

- e.g. 3-by-3 Matrix transposition
  - input sequence: ABCDEFGHI
  - output sequence: ADGBEHCFI
- Step 1:** lifetime analysis


Sample	Tinput	Tzout	Tdiff	Toutput	Life Period
A	0	0	0	4	0 ~ 4
B	1	3	2	7	1 ~ 7
C	2	6	4	10	2 ~ 10
D	3	1	-2	5	3 ~ 5
E	4	4	0	8	4 ~ 8
F	5	7	2	11	5 ~ 11
G	6	2	-4	6	6 ~ 6
H	7	5	-2	9	7 ~ 9
I	8	8	0	12	8 ~ 12

zero-latency output





# Lifetime Table



Sample	$T_{in}$	$T_{z\text{out}}$	$T_{diff}$	$T_{out}$	Life
a	0	0	0	4	0→4
b	1	-	-	7	1→7
c	2	<b>Out before In</b>		10	2→10
d	3	1	-2	5	3→5
e	4	4	0	8	4→8
f	5	7	2	11	5→11
g	6	2	-4	6	6→6
h	7	5	-2	9	7→9
i	8	8	0	12	8→12

$$T_{diff} = T_{z\text{out}} - T_{input}, \quad T_{z\text{out}} = \text{zero latency}$$



# Forward Backward Register Allocation



## Steps for Forward-Backward Register allocation :

1. Determine the minimum number of registers using lifetime analysis.
2. Input each variable at the time step corresponding to the beginning of its lifetime. If multiple variables are input in a given cycle, these are allocated to multiple registers with preference given to the variable with the longest lifetime.
3. Each variable is allocated in a forward manner until it is dead or it reaches the last register. In forward allocation, if the register  $i$  holds the variable in the current cycle, then register  $i + 1$  holds the same variable in the next cycle. If  $(i + 1)$ -th register is not free then use the first available forward register.
4. Being periodic the allocation repeats in each iteration. So hash out the register  $R_j$  for the cycle  $l + N$  if it holds a variable during cycle  $l$ .
5. For variables that reach the last register and are still alive, they are allocated in a backward manner on a first come first serve basis.
6. Repeat steps 4 and 5 until the allocation is complete.




## Step 2: forward-backward register allocation



cycle	input	R1	R2	R3	R4	output
0	a					
1	b	a				
2	c	b	a			
3	d	c	b	a		
4	e	d	c	b	(a)	a
5	f	e	(d)	c	b	d
6	(g)	f	e		c	g
7	h		f	e		
8	i	h		f	(e)	e
9		i	(h)		f	h
10			i			
11				i		
12					(i)	i

cycle	input	R1	R2	R3	R4	output
0	a					
1	b	a				
2	c	b	a			
3	d	c	b	a		
4	e	d	c	b	(a)	a
5	f	e	(d)	c	b	d
6	(g)	f	e	b	c	g
7	h	c	f	e	(b)	b
8	i	h	c	f	(e)	e
9		i	(h)	c	f	h
10			i	f	(c)	c
11				i	(f)	f
12					(i)	i





# Register Minimization

- Register minimization in folded architectures :
  - Perform retiming for folding
  - Write the folding equations
  - Use the folding equations to construct a lifetime table
  - Draw the lifetime chart and determine the required number of registers
  - Perform forward-backward register allocation
  - Draw the folded architecture that uses the minimum number of registers.

## •Example : Biquad Filter

- Steps 1 & 2 have already been done.
- Step 3: The lifetime table is then constructed. The 2<sup>nd</sup> row is empty as  $D_F(2 \rightarrow U)$  is not present.

Note : As retiming for folding ensures causality, we need not add any latency.

Node	$T_{in} \rightarrow T_{out}$
1	4 → 9
2	--
3	3 → 3
4	1 → 1
5	2 → 2
6	4 → 4
7	5 → 6
8	3 → 4








# Register Minimization of Biquad Filter

Node	$T_{in} \rightarrow T_{out}$
1	4 → 9
2	--
3	3 → 3
4	1 → 1
5	2 → 2
6	4 → 4
7	5 → 6
8	3 → 4



$$D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$$

$$D_F(1 \rightarrow 5) = 4(1) - 1 + 0 - 3 = 0$$

$$D_F(1 \rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$$

$$D_F(1 \rightarrow 7) = 4(1) - 1 + 3 - 3 = 3$$

$$D_F(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$$

$$D_F(3 \rightarrow 1) = 4(0) - 1 + 3 - 2 = 0$$

$$D_F(4 \rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$$

$$D_F(5 \rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$$

$$D_F(6 \rightarrow 4) = 4(1) - 2 + 0 - 2 = 0$$

$$D_F(7 \rightarrow 3) = 4(1) - 2 + 2 - 3 = 1$$

$$D_F(8 \rightarrow 4) = 4(1) - 2 + 0 - 1 = 1$$


One entry for each node:

- $T_{input} = u + P_u$ ,  $u$ =folding order,  $P_u$ =pipeline time unit data is produced
- $T_{output} = u + P_u + \max_V \{D_F(U \rightarrow V)\}$ ,  
 $\max_V \{D_F(U \rightarrow V)\} = (\text{longest folded path})$





➤ Step 4 : Lifetime chart is constructed and registers determined.



➤ Step 5 : Forward-backward register allocation


cycle	input	R1	R2	output
0				
1				
2				
3	$n_8$			
4	$n_1$	$n_8$		$n_8$
5	$n_7$	$n_1$		
6		$n_7$	$n_1$	$n_7$
7			$n_2$	
8			$n_3$	
9			$n_1$	$n_1$








# Controller for Folded Architecture





# Remarks

- Shift Registers (or FIFO)



Latency = (# of Regs) clock cycles


Moving data consumes power







## Connecting Outputs FIFO

- Connecting outputs to prevent from moving data (also to reduce latency)






# Connecting Inputs/Outputs FIFO





# FIFO with Pointer




No moving of data  
but complexity in address calculation







# Implementation Using Memory



- Data Generation ?





# Hardware Slowdown

- $N$  active clock edges lead one sample ahead (one iteration), which is implemented using  $N$ -cascaded registers.
- $N$  independent data streams can be interleaved into the  $N$ -slowdown hardware. (e.g. 2-channel stereo audio can share the same pre-filter hardware by hardware slowdown)
- The slowdown operations can be viewed as folding  $N$  identical hardware into a single one; i.e. the  $w(e)$  is multiplied by  $N$ .





# Review of Multi-rate Systems

- Decimation : decimator (downsampler)

$$u[0], u[1], u[2], \dots \rightarrow \downarrow N \rightarrow u[0], \quad u[N], \quad u[2N], \dots$$

$$y_D[n] = u[Nn]$$

example :  $u[k]: 1, 2, 3, 4, 5, 6, 7, 8, 9, \dots$

2-fold downsampling:  $1, 3, 5, 7, 9, \dots$

- Interpolation : expander (upsampler)

$$u[0], \quad u[1], \quad u[2], \dots \rightarrow \uparrow N \rightarrow u[0], 0, \dots, 0, u[1], 0, \dots, 0, u[2], \dots$$

example :  $u[k]: 1, 2, 3, 4, 5, 6, 7, 8, 9, \dots$


2-fold upsampling:  $1, 0, 2, 0, 3, 0, 4, 0, 5, 0, \dots$

$$y_E[n] = u[n/N], \text{ if } N|n$$

$$y_E[n] = 0, \text{ otherwise}$$



# Decimation by M




Time domain representation

$$y_D[n] = u[3n]$$





# Interpolation by L



Time domain representation

$$y_E[n] = u[n/N], \text{ if } N|n$$

$$y_E[n] = 0, \text{ otherwise}$$






# Filter Banks Introduction

General 'subband processing' set-up/overview:


- Signals split into frequency channels/subbands ('analysis bank')
- Per-channel/subband processing
- Reconstruction ('synthesis bank')
- Multi-rate structure: down-sampling / up-sampling





# Perfect Reconstruction


- Assume subband processing does not modify subband signals (lossless coding/decoding)
- The overall aim could be to have  $y[k]=x[k-d]$ , i.e. the output signal is just the input signal up to a certain delay
- But downsampling may introduce aliasing





# Example: FDM

- Frequency division multiplexing
  - $M$  different source signals multiplexed into 1 transmit signal by expanders & synthesis filters
  - Received signal decomposed into  $M$  source signals by analysis filters & decimators ( $N \geq M$ )




- Non-ideal synthesis & analysis filters results in cross-talk between channels.







# FDM







# Folded Multi-rate Systems



$$\begin{aligned}
 D_F(U \rightarrow V) &= [N_V l + v] - [N_U (M(l - w_2) - w_1) + u + P_u] \\
 &= (N_V - MN_U)l + N_U (Mw_2 + w_1) - P_U + v - u \\
 &= N_U (Mw_2 + w_1) - P_U + v - u \geq 0
 \end{aligned}$$




# Nobel Identities for Multirate Systems





# Identities



if and only if L and N are *coprime* !!!!!

Example 1:  $u[k]=1,2,3,4,5,6,7,8,9,\dots$  (L=2,N=3)

a) 2-fold up: 1,0,2,0,3,0,4,0,... | a) 3-fold down: 1,4,7,...

b) 3-fold down: 1,0,4,0,7,0,... | b) 2-fold up: 1,0,4,0,7,...

Example 2:  $u[k]=1,2,3,4,5,6,7,8,9,\dots$  (L=2,N=4)


a) 2-fold up: 1,0,2,0,3,0,4,0,... | a) 4-fold down: 1,5,9,...

b) 4-fold down: 1,3,5,7,9,... | b) 2-fold up: 1,0,5,0,9,...





# Retiming MR-DFG



$r(D_{uv})$ : # of delays, moved from each of its output arcs to each of its input arcs

$$w_1' = w_1 + Mr(D_{uv}) - r(U) \quad w_2' = w_2 + r(V) - r(D_{uv})$$

$$\begin{aligned} D_F'(U \rightarrow V) &= N_U (Mw_2' + w_1') - P_U + v - u \\ &= D_F(U \rightarrow V) + N_U (Mr(V) - r(U)) \geq 0 \end{aligned}$$

$$r(U) - Mr(V) \leq \left\lfloor \frac{D_F(U \rightarrow V)}{N_U} \right\rfloor$$







# Folding Transformation

- Folding transformation time-multiplexes several algorithmic operations (e.g. multiply & add) into reduced functional units to save silicon area

## Example



- Procedures
  1. Operation scheduling & binding
  2. Delay calculation
  3. Causalization
  4. Data generation with SIU



# Terminology




- **Scheduling:** Determine for each operation the time at which it should be performed such that **no precedence constraint is violated**.
- **Allocation:** Specify the hardware resources that will be necessary
- **Assignment:** Provide a mapping from each operation to a specific functional unit and from each variable to a register
- Scheduling (except for a few versions) is NP-complete → heuristics have to be used





# Static Scheduling

- Static scheduling means mapping to time and processor (functional unit, register, etc.) is identical in all iterations
- A static schedule is either overlapped (exposing inter-iteration parallelism) or no-overlapped
- An overlapped schedule is also called loop folding, software pipelining






# Scheduling




- Acyclic Precedence Graph  
a graph by removing all edges with delay elements from an SDFG
- Intra-iteration scheduling
  - obviously, the schedule can be improved by **retiming**


periodic nonoverlapping schedule



retimed DFG




acyclic precedence graph




- Scheduling with multiple iterations (by **unfolding**)


periodic nonoverlapping schedule



2-unfolded DFG



acyclic precedence graph





# Basic Scheduling Algorithms

- As soon as possible (ASAP)
- As late as possible (ALAP)
- Force-directed scheduling
  - time-constrained scheduler
- List scheduling
  - resource constrained scheduler






# SIU Optimization


$$D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$$

$$D_F(1 \rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$$

$$D_F(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$$



cycle	input	R1	R2	output
0				
1				
2				
3	$n_8$			
4	$n_1$	$n_8$		$n_8$
5	$n_7$	$n_1$		
6		$n_7$		$n_7$
7				
8				
9				$n_1$



**Remark:** single MUL/ADD can perform various linear DSP kernels with different SIU architectures.

