

### VLSI Signal Processing

Lecture 3 Folding Transformation

VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)

3-1

A





### Trading Time for Area in DSP









## HIGHHERRING & Folding is Time-Shared Architecture



- Folding introduces registers
- Computation time increased





Cycle	Adder Input (Left)	Adder Input (top)	System output
0	a(0)	b(0)	-
1	a(0)+b(0)	c(0)	-
2	a(1)	b(1)	a(0)+b(0)+c(0)
3	a(1)+b(1)	c(1)	-
4	a(2)	b(2)	a(1)+b(1)+c(1)
5	a(2)+b(2)	c(2)	-





### Operations in Folding Hardware







## What's Related to Folding

- Reduce hardware by folding factor N
- T<sub>computation</sub> increased by N times
- Extremes
  - Fully parallel v.s. 1 function unit (or node) per algorithm operation
- Extra registers
- Control unit
- Latency





## Folding Transformation







 $\begin{array}{c} \textbf{Delay Calculation} \\ \textbf{U} = (\textbf{w}(\textbf{e})\textbf{D} + \textbf{V}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W}(\textbf{e})\textbf{D} + \textbf{V}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} + \textbf{W} + \textbf{W} \\ \textbf{W} = (\textbf{W} + \textbf{W}) & \textbf{W} + \textbf{W} +$ 

- N is the folding factor (i.e. the number of cycles to perform an iteration)
- $N\ell+u$  and  $N\ell+v$  are the time units at which  $\ell$ -th iteration of the nodes U and V are scheduled respectively, and u and v are the time partitions at which the nodes are scheduled to execute and satisfy  $0 \le u, v < N$
- $H_u$  is pipelined into  $P_u$  stages with output available at  $N\ell + u + P_u$
- The l-th iteration of U is used by (l+w(e))-th iteration of node V, which is executed at N(l+w(e))+v. So, the result should be stored for:

$$D_{F}(UV) = [N(\ell + w(e)) + v] - [N\ell + P_{u} + u] = N w(e) - P_{u} + v - u$$



Independent of  $\ell$ VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)3



### Folding Set Related to Node

- $N\ell+v$ ,  $0 \le v \le N-1$ , related to  $S \rightarrow (S|v)$
- A folding set is an ordered set of operations to be executed on the same node
- Folding set contains N entries
- Example:  $S_1 = \{A_1, \emptyset, A_2\}$ 
  - Operation  $A_1$  is executed at time instances  $3 \ell,$  denoted by (S\_1|0)
  - Operation  $A_2$  is executed at time instances 3l+2, denoted by  $(S_1|2)$
  - $\ensuremath{\varnothing}$  is null operation







## Folding Example

• Biquad Filter





VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)









• Fold the biquad filter by N=4



- Assume  $T_A=1$  u.t. and  $T_M=2$  u.t. with 1 and 2 stages of pipelining, respectively (i.e.  $P_A=1$ ,  $P_M=2$ )
  - The folding set is  $S_A = \{4, 2, 3, 1\}$  and  $S_M = \{5, 8, 6, 7\}$



## Folding Equations





VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)







VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



### Example





VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)







## Retiming







VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)





### Folding Retimed Biquad Filter





VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



### Causalization: Retiming for Folding

- A folded architecture is realizable if and only if all delays  $\mathsf{D}_\mathsf{F}(\mathsf{UV})$  are non-negative
- Retiming for folding
  - All  $D'_{F}(UV)$  of the retimed graph G' are non-negative
  - N w<sub>r</sub>(e)-P<sub>U</sub>+v-u  $\geq$  0 ... where w<sub>r</sub>(e) = w(e)+r(V)-r(U)

$$\begin{split} &\mathsf{N}(\mathsf{w}(e)\text{+}\mathsf{r}(\mathsf{V})\text{-}\mathsf{r}(\mathsf{U}))\text{-}\mathsf{P}_{\mathsf{U}}\text{+}\mathsf{v}\text{-}\mathsf{u} \geq \mathsf{0} \\ &\mathsf{r}(\mathsf{U})\text{-}\mathsf{r}(\mathsf{V}) \leq \mathsf{D}_{\mathsf{F}}\;(\mathsf{U}\mathsf{V})\;/\;\mathsf{N} \leq \left\lfloor\mathsf{D}_{\mathsf{F}}\;(\mathsf{U}\mathsf{V})\;/\;\mathsf{N}_{\mathsf{U}}\right\rfloor \end{split}$$

Retiming values are integers





## **Register Minimization**

- Folding may insert registers.
- Lifetime analysis is used for register minimization techniques in a DSP hardware
  - A variable is live from the time it is produced until the time it is consumed. After then, it is dead.
- Linear lifetime chart: represents the lifetime of the variables in a linear fashion.
- Max. number of live variables in linear lifetime chart → Min. number of registers in implementation





## Data Format Converter

- e.g. 3-by-3 Matrix transposition
  - input sequence: ABCDEFGHI
  - output sequence: ADGBEHCFI
- Step 1: lifetime analysis

Sample	Tinput	Tzlout	Tdiff	Toutput	Life	Pe	riod	cycle	0 1	2	3 4	5	6	7
А	0	0	0	4	0	~	4		A					
В	1	3	2	7	1	~	7		В					
С	2	6	4	10	2	~	10		C					
D	3	1	-2	5	3	~	5		D					
Е	4	4	0	8	4	~	8		Е					
F	5	7	2	11	5	~	11		F					
G	6	2	-4	6	6	~	6		G					
Н	7	5	-2	9	7	~	9		Н					
Ι	8	8	0	12	8	~	12		Ι					
								# live	1	2	34	4	4 4	4

#### zero-latency output



VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



1 2 3





## Lifetime Table





## Forward Backward Register Allocation

Steps for Forward-Backward Register allocation :

- 1. Determine the minimum number of registers using lifetime analysis.
- Input each variable at the time step corresponding to the beginning of its lifetime. If multiple variables are input in a given cycle, these are allocated to multiple registers with preference given to the variable with the longest lifetime.
- 3. Each variable is allocated in a forward manner until it is dead or it reaches the last register. In forward allocation, if the register i holds the variable in the current cycle, then register i + 1 holds the same variable in the next cycle. If (i + 1)-th register is not free then use the first available forward register.
- Being periodic the allocation repeats in each iteration. So hash out the register R<sub>i</sub> for the cycle *I* + N if it holds a variable during cycle *I*.
- 5. For variables that reach the last register and are still alive, they are allocated in a backward manner on a first come first serve basis.
- 6. Repeat steps 4 and 5 until the allocation is complete.





Step 2: forward-backward register allocation











VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



## **Register Minimization**

- Register minimization in folded architectures :
  - > Perform retiming for folding
  - > Write the folding equations
  - > Use the folding equations to construct a lifetime table
  - Draw the lifetime chart and determine the required number of registers
  - > Perform forward-backward register allocation
  - Draw the folded architecture that uses the minimum number of registers.
- •Example : Biquad Filter
  - >Steps 1 & 2 have already been done.
  - >Step 3: The lifetime table is then constructed. The 2<sup>nd</sup> row is empty as D<sub>F</sub>(2→U) is not present.

Note : As retiming for folding ensures causality, we need not add any latency.

Node	$T_{in} \rightarrow T_{out}$
1	4→9
2	
3	3→3
4	1→1
5	2→2
6	4→4
7	5→6
8	3→4









Node

1

2

3

4

5

6

7

8

T<sub>in</sub>→T<sub>out</sub>

4→9

-----

 $3 \rightarrow 3$ 

1→1

 $2 \rightarrow 2$ 

 $4 \rightarrow 4$ 

 $(S_1|2)($ 

Register Minimization of Biquad Filter

D

 $(\widetilde{S_{10}})$ 

6. D



 $D_F(1 \rightarrow 2) = 4(1) - 1 + 1 - 3 = 1$  $D_F(1 \rightarrow 5) = 4(1) - 1 + 0 - 3 = 0$ 

 $D_{r}(1\rightarrow 6) = 4(1) - 1 + 2 - 3 = 2$ 

 $D_{r}(1 \rightarrow 8) = 4(2) - 1 + 1 - 3 = 5$ 

 $D_{F}(3 \rightarrow 1) = 4(0) - 1 + 3 - 2 = 0$ 

 $D_{E}(5\rightarrow 3) = 4(0) - 2 + 2 - 0 = 0$ 

 $D_{c}(6 \rightarrow 4) = 4(1) - 2 + 0 - 2 = 0$ 

 $(S_{II})_{OUT} \quad D_{F}(1 \rightarrow 7) = 4(1) - 1 + 3 - 3 = 3$ 

 $(+)(s_{14})$   $D_{c}(4\rightarrow 2) = 4(0) - 1 + 1 - 0 = 0$ 



Step 4 : Lifetime chart is constructed and registers determined.

>Step 5 : Forward-backward

register allocation



cycle	input	<b>R</b> 1	<b>R</b> 2	output
0				
1				
2				
3	n.			
4	n /	¥0)		n <sub>s</sub>
5	п, /	>> n <sub>1</sub>		
6		¥0	$\mathcal{A}^{\mathbf{n}}$	Π <sub>7</sub>
7			$\leq n_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_{r_$	
8			S⊓⊳	
9			×D)	n











VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



### Controller for Folded Architecture





## Remarks

Shift Registers (or FIFO)



Latency = (# of Regs) clock cycles

#### Moving data consumes power







### Connecting Outputs FIFO

 Connecting outputs to prevent from moving data (also to reduce latency)









## Connecting Inputs/Outputs FIFO







### FIFO with Pointer





VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



### Implementation Using Memory





• Data Generation ?





## Hardware Slowdown

- N active clock edges lead one sample ahead (one iteration), which is implemented using N-cascaded registers.
- N independent data streams can be interleaved into the N-slowdown hardware. (e.g. 2-channel stereo audio can share the same pre-filter hardware by hardware slowdown)
- The slowdown operations can be viewed as folding N identical hardware into a single one; i.e. the w(e) is multiplied by N.





### Review of Multi-rate Systems

Decimation : decimator (downsampler)

 $u[0],u[1],u[2]... \rightarrow \downarrow \mathbb{N} \rightarrow u[0], \quad u[\mathbb{N}], \quad u[2\mathbb{N}]...$ 

 $y_D[n]=u[Nn]$ 

2-fold downsampling: 1,3,5,7,9,...

Interpolation : expander (upsampler)

u[0], u[1], u[2],...  $\rightarrow \uparrow \mathbf{N} \rightarrow$  u[0],0,...0,u[1],0,...,0,u[2]...

### example : u[k]: 1,2,3,4,5,6,7,8,9,... y<sub>E</sub>[n]=u[n/N], if N|n 2-fold upsampling: 1,0,2,0,3,0,4,0,5,0...









### Decimation by M









## Filter Banks Introduction

General `subband processing' set-up/overview:

-Signals split into frequency channels/subbands

(`analysis bank')

-Per-channel/subband processing

-Reconstruction (`synthesis bank')

-Multi-rate structure: down-sampling / up-sampling









## Perfect Reconstruction

- Assume subband processing does not modify subband signals (lossless coding/decoding)
- The overall aim could be to have y[k]=x[k-d], i.e. the output signal is just the input signal up to a certain delay
- But downsampling may introduce aliasing





## Example: FDM

- Frequency division multiplexing
  - M different source signals multiplexed into 1 transmit signal by expanders & synthesis filters
  - Received signal decomposed into M source signals by analysis filters & decimators (N  $\geq$  M)



 Non-ideal synthesis & analysis filters results in crosstalk between channels.





FDM







### Folded Multi-rate Systems















VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)



### Identities



$$\rightarrow \uparrow L \rightarrow \downarrow N \rightarrow = \rightarrow \downarrow N \rightarrow \uparrow L \rightarrow$$

if and only if L and N are coprime !!!!!

- Example 1: u[k]=1,2,3,4,5,6,7,8,9,... (L=2,N=3) a) 2-fold up: 1,0,2,0,3,0,4,0,... | a) 3-fold down: 1,4,7,... b) 3-fold down:1,0,4,0,7,0,... | b) 2-fold up: 1,0,4,0,7,...
- Example 2: u[k]=1,2,3,4,5,6,7,8,9,... (L=2,N=4) a) 2-fold up: 1,0,2,0,3,0,4,0,... | a) 4-fold down: 1,5,9,... b) 4-fold down:1,3,5,7,9,... | b) 2-fold up: 1,0,5,0,9,...



VSP Lecture3 - Folding (cwliu@twins.ee.nctu.edu.tw)







r(D<sub>uv</sub>): # of delays, moved from each of its output arcs to each of its input arcs

 $w_1'=w_1+Mr(D_{uv})-r(U)$   $w_2'=w_2+r(V)-r(D_{UV})$ 

$$D_{F}'(U \to V) = N_{U}(Mw_{2}'+w_{1}') - P_{U} + v - u$$
$$= D_{F}(U \to V) + N_{U}(Mr(V) - r(U)) \ge 0$$
$$r(U) - Mr(V) \le \left\lfloor \frac{D_{F}(U \to V)}{N_{U}} \right\rfloor$$







# Folding Transformation

 Folding transformation time-multiplexes several algorithmic operations (e.g. multiply & add) into reduced functional units to save silicon area



- Procedures
  - 1. Operation scheduling & binding
  - 2. Delay calculation
  - 3. Causalization
  - 4. Data generation with SIU









- Scheduling: Determine for each operation the time at which it should be performed such that no precedence constraint is violated.
- Allocation: Specify the hardware resources that will be necessary
- Assignment: Provide a mapping from each operation to a specific functional unit and from each variable to a register
- Scheduling (except for a few versions) is NPcomplete 

   heuristics have to be used







## Static Scheduling

- Static scheduling means mapping to time and processor (functional unit, register, etc.) is identical in all iterations
- A static schedule is either overlapped (expositing inter-iteration parallelism) or no-overlapped
- An overlapped schedule is also called loop folding, software pipelining





## Scheduling

Acyclic Precedence Graph

a graph by removing all edges with delay elements from an SDFG

- Intra-iteration scheduling
  - obviously, the schedule can be improved by retiming







## Basic Scheduling Algorithms

- As soon as possible (ASAP)
- As late as possible (ALAP)
- Force-directed scheduling
  - time-constrained scheduler
- List scheduling
  - resource constrained scheduler









### SIU Optimization





**Remark**: single MUL/ADD can perform various linear DSP kernels with different SIU architectures.