# IP Core Lab

### **ARM Hardware Development Environment**

### C. W. Jen 任建葳

cwjen@twins.ee.nctu.edu.tw

## Outline



- About ARM Hardware Development Environment
- Examples:
  - Part A: Semihosting
  - Part B: Memory Usage
  - Part C:Timer/Interrupt
- Lab Exercise
- Reference Topic & Related Documents

# About ARM Hardware Development Environment



- ARM Integrator Application Platform (AP) Resources
- ARM Core Module (CM) Resources
- System Memory Map
- Micro Hardware Abstraction Layer (uHal) API
- Running Images on ARM Integrator




- About ARM Integrator AP
  - An ATX motherboard which can be used to support the development of applications and hardware with ARM processor.
  - Platform board provides the AMBA backbone and system infrastructure required.
  - Core Modules & Logic Modules could be attached to ASIC Platform.

- ARM Integrator/AP Overview:
  - System controller FPGA.:
    - System bus to CMs and LMs
    - System bus arbiter
    - Interrupt controller
    - Peripheral I/O controller
    - 3 counter/timers
    - Reset controller
    - System status and control registers
  - Clock Generator
  - PCI bus interface supporting onboard expansion.
  - External Bus Interface (EBI) supporting external memory expansion.
  - Boot ROM
  - 32MB flash memory.
  - 512K SSRAM.



• ARM Integrator/AP Architecture:





- System Controller FPGA (1/3)
  - System Bus Interface
    - Supports transfers between system bus and the *Advanced Peripheral Bus* (APB).
    - Supports transfers between system bus and the PCI bus.
    - Supports transfers between system bus and the *External Bus Interface* (EBI).
  - System Bus Arbiter
    - Provides arbitration for a total of 6 bus masters.
      - Up to 5 masters on CMs or LMs.
      - PCI bus bridge.




- System Controller FPGA (2/3)
  - Peripheral I/O Controllers
    - 2 ARM PrimeCell UARTs
    - ARM PrimeCell Keyboard & Mouse Interface (KMI)
    - ARM PrimeCell Real Time Clock (RTC)
    - 3 16-bit counter/timers
    - GPIO controller
    - Alphanumeric display and LED control, and switch reader
  - Reset Controller
    - Initializes the Integrator/AP when the system is reset
  - System Status & Control Register
    - Clock speeds
    - Software reset
    - Flash memory write protection



- System Controller FPGA (3/3)
  - Interrupt Controller
    - Handles IRQs and FIQs for up to 4 ARM processors.
    - IRQs and FIQs originate form the peripheral controllers, OCI bus, and other devices on LMs.
    - Assigns IRQs and FIQs from any sources to any of the 4 ARM processors.
    - Interrupts are masked enabled, acknowledged, or cleared via registers in the interrupt controller.
    - Main sources of interrupts:
      - System controller's internal peripherals
      - LM's devices
      - PCI subsystem
      - software



System Controller FPGA block diagram






- ARM Integrator/Core Module (CM)
  - CM provides ARM core personality.
  - CM could be used as a standalone development system without AP.
  - CM could be mounted onto AP as a system core.
  - CM could be integrated into a 3rd-party development or ASIC prototyping system.



- ARM Integrator/CM Features (CM7TDMI):
  - ARM7TDMI microprocessor core.
  - core module controller FPGA :
    - SDRAM controller
    - System bus bridge
    - Reset controller
    - Interrupt controller
  - Supports 16MB~256MB pc66/pc100 168pin SDRAM.
  - Supports 256/512 KB SSRAM
  - Multi-ICE, logic analyzer, and optional trace connectors.



• ARM Integrator/CM Architecture:






- Core Module FPGA
  - SDRAM controller
    - Supports for DIMMs from 16MB to 256MB.
  - Reset controller
    - Initializes the core.
    - Process resets from different sources.
  - Status and configuration space
    - Provides processor information.
    - CM oscillator setup.
    - Interrupt control for the processor debug communications channel.
  - System bus bridge
    - Provides Interface between the memory bus on the CM and the system bus on the AP.

## About ARM Hardware Development Environment



# System Memory Map

# System Memory Map






Institute of Electronics, ARM Hardware Resources ctronics, National Chiao Tung University

### System Memory Map



### Core Module memory map



## About ARM Hardware Development Environment



# Micro Hardware Abstraction Layer API

# Micro Hardware Abstraction Layer/uHAL



- uHAL is a Hardware Abstraction Layer that is designed to conceal hardware difference between different ARM-based systems.
  - uHAL provides a standard layer of boarddependent functions to manage I/O, RAM, boot flash, and application flash.
- uHAL API provides simple & extended functions that are linkable and code reusable to control the system hardware.

# Micro Hardware Abstraction Layer/uHAL



- System support provided by uHAL
  - System Initialization Software
  - Serial Port
  - Generic Timer
  - Generic LEDs
  - Interrupt Control
  - Memory Management
  - PCI Interface

### About ARM Hardware Development Environment





- Setting up the Integrator hardware:
  - 1. Connect the Multi-ICE to the CM
  - 2. Connect the null-modem cable to the host PC's serial port
  - 3. Connect the Integrator/AP's power to a turned-off power plug.
    - 3.1 Turn on the the power plug after the system is properly connected.
  - 4. Press the case's power switch to stand-by the Integrator.
    - **4.1** The power switch on the case is connected to the *stand-by* switch on the Integrator/AP board.
    - **4.2** The *stand-by LED* is red before pressing the power switch on the case.
    - **4.3** After the power switch has been pressed, the LEDs on the case's panel would be turned on.



- Setting up connection to the Integrator:
  - 5. Start *Multi-ICE Server* from the Program Menu in the windows.
    - **5.1** Press the *Auto-Configure* button.
    - **5.2** *Multi-ICE Server* would detect the hardware after autoconfiguration. The detected result would be shown in the program window.



- Running the AXD:
  - **6.** Start *AXD*.
  - 7. Options>>Configure Target
    - 7.1 Select the *MultiICE* and press *OK*.
  - 8. Now AXD is operating using the real Integrator hardware system instead of using the ARMulator.



- Turning off the Integrator
  - 1. Press the power switch on the case.
  - 2. Turn off the power plug's power.
    - **2.1** The *stand-by LED* would remain red for several seconds after turning off the power plug's power.
    - **2.2** After the *stand-by LED* goes off, the Integrator is turned off.



- Part A: Semihosting
- Part B: Memory Usage
- Part C: Timer/Interrupt








### • What is Semihosting?

- A mechanism whereby the target communicates <u>I/O requests</u> made in the application code to the host system, rather than attempting to support the I/O itself.
- Semihosting overview





- How Semihosting Work?
  - The application invokes the semihosting SWI(Software Interrupt)
  - The debug agent then handles the SWI exception.
  - The debug agent provides the necessary communication to the host system.
  - Semihosting operations are requested using a semihosted SWI numbers:
    - 0x123456 in ARM state.
    - 0xAB in Thumb state.



- SWI Interface
  - A Software Interrupt(SWI) is requested with an SWI number.
    - Semihosting SWI numbers: 0x123456(ARM), 0xAB(Thumb)
  - Different operations in the SWI are identified using value of *r0*.
  - Other parameters are passed in a block that is pointed by *r1*.
  - The result is returned in *r0*. It could be an immediate value or a pointer.



- Semihosting SWIs
  - Semihosting operations used by C library functions such as *printf()*, *scanf()*.
  - No need to implement semihosting operations for default standard I/O functions.

swi	Description
SYS_OPEN (0x01) on page 5-12	Open a file on the host
SYS_CLOSE (0x02) on page 5-14	Close a file on the host
SYS_WRITEC (0x03) on page 5-14	Write a character to the console
SYS_WRITE0 (0x04) on page 5-14	Write a null-terminated string to the console
SYS_WRITE (0x05) on page 5-15	Write to a file on the host
SYS_READ (0x06) on page 5-16	Read the contents of a file into a buffer
SYS_READC (0x07) on page 5-17	Read a byte from the console
SYS_ISERROR (0x08) on page 5-17	Determine if a return code is an error



- This program controls the Integrator board LED and print strings to the host using *uHal* API.
- Please trace the linked code and observe how SWI is used.



#### • LED.c

#include "uhal.h"

#ifdef SEMIHOSTED
extern void print\_header(void);
extern void print\_end(void);
#endif

```
char *test_name = "LED Flash Tests\n";
char *test_ver = "Program Version 1.1\n";
```

int main(int argc, int \*argv[])

unsigned int count, max, on; unsigned int wait, i, j; unsigned int ncount;

count = uHALr\_InitLEDs(); max = (1 << count);</pre>

{



### • LED.c (continued)

```
#ifdef SEMIHOSTED
    // init the library
    uHALr LibraryInit();
```


```
print_header();
uHALr_printf("\nCheck target for %d flashing LEDs\n", count);
#endif
```

```
while (1)
```

{

```
// Repeat several times to allow user to move their head
for (ncount = 0; ncount < 64; ncount++)
{
    // Do a binary count on the LEDs
    for (i = 0; i < max; i++)
    {
        // which LEDs are on?
        on = (max - 1) & i;
        for (j = 0; j < count; j++)
            uHALr_WriteLED(j + 1, (on & (1 << j) ? 1 : 0));
    }
}</pre>
```

### • LED.c (continued)



- Build under CodeWarriorIDE:
  - 1. Start CodeWarriorIDE.
  - 2. *File>New* to create a new project.
    - 2.1 Select ARM Executable Image under the Project tab.

🏟 Metrowerks Code Warrior for ARI

Project Debug

Ctrl+N

Window

Helt

Search

Edit.

New Text File

- 2.2 Type the project name, *Ex1* for example.
- 2.3 Specify the project path.

Open         Ctrl+O           Open Recent         Find and Open File         Ctrl+D           Close         Ctrl+W         Ctrl+Shift+W           Save         Ctrl+S         Save All	•
Save <u>A</u> s Save A Co <u>py</u> As Re <u>v</u> ert	
Import Components Close Catalog Import Project Export Project	
P <u>r</u> int Setup <u>P</u> rint Ctrl+P E <u>x</u> it	
	Save A Copy As Reyert Import Components Close Catalog Import Project Export Project Print Setup Erint Ctrl+P



- Building under CodeWarriorIDE (continued):
  - 3. Create a new target for semihosting.
    - **3.1** A *Project Management Window* appears. Click on the *Targets* tab.
    - **3.2** *Project>Create New Target.*
    - 3.3 A *New Target* window appears.
      - New target name = *Semihosted*.
      - New target contains = Clone existing target.

Ex1.mcp		mor for ARM Develo	·		New Target
Files Link Or	h <u>P</u> 1	roject <u>D</u> ebug <u>W</u> ind	ow <u>H</u> elp		Name for new target:
DebugRel 💽 🐼 🧐 Þ 🗎		Add <u>W</u> indow Add <u>Files</u> Create New Target			Semihosted New target contains:
DebugRel		Check Synta <u>x</u> <u>P</u> reprocess	Ctrl+;	7	<ul> <li>Empty target</li> <li>Clone existing target:</li> <li>DebugRel -</li> </ul>
3 targets		Precompile Compile Disassem <u>b</u> le	Cttl+F7		Cancel OK




- Building under CodeWarriorIDE (continued)
  - 4. Target Semihosted Settings
    - **4.1** Hit the *Build Target Setting* button.
    - **4.2** A Semihosted Settings window appears. Click Target-Target Settings in Target Setting Panel.
      - Linker = ARM Linker

	🏨 Semihosted Settings 👘 💌
Files Link Or   Files Link Or   Semihosted Image ts   Image ts Semihosted Settings   Image ts Semihosted Settings   Image ts Semihosted   Image ts Semihosted   Image ts Image ts	Target Settings Panels       Target Settings         Imaget Settings       Target Settings         Access Paths       Linker: ARM Linker         Build Extras       Pre-linker: None         Runtime Settings       Pre-linker: None         File Mappings       Post-linker: None         Source Trees       Output Directory:         ARM Assembler       Output Directory:         ARM C-compiler       Project}         Thumb C++ Compiler       Save project entries using relative paths         Imaget Settings       Save project entries using relative paths
BebugKel	Thumb C Compiler Thumb C++ Comp C Linker



- **4.3** Click Language Settings>ARM C Compiler in Target Setting Panel.
- **4.4** Click *Debug/Opt* tab. And set as follows:
  - Check *Enable debug table generation* in *Debug Control*.
  - Check Include preprocessor in Debug Control.
  - Check Most in Optimization Level. Click Save.





- **4.5** Click Language Settings>ARM C Compiler in Semihosted Setting *Panel.*
- **4.6** Hit *Preprocessor* tab. Add followings in *List of #DEFINEs*:
  - Type *SEMIHOSTED*=1.Hit *Add* button.

🏙 Semihosted Settings	<u>* ×</u>
Strarget Settings Panels         □       Target Settings         □       Access Paths         □       Build Extras         □       Runtime Settings         □       File Mappings         □       Source Trees         □       Language Settings         □       ARM Assembler         □       ARM C Compiler         □       Thumb C Compiler	ARM C Compiler Target and Source ATPCS Warnings Errors Debug/Opt Preprocessor Col
Thumb C++ Comp     Linker     FTP PostLinker     ARM Linker     ARM fromELF     Editor	Equivalent Command Line -O1 -g+ -DSEMIHOSTED=1
Factory Settings	Revert Panel Save



- 5. *Project>Add Files...* to add files to the project.
  - Please copy led.c, prheader.c to from ARM/AFSv1\_\_\_3/Source/uHALdemo/Sources to your working directory first.
  - **5.1** Add *led.c, prheader.c* for all targets.
  - **5.2** Add *uHAL\_u\_.a* from *ARM/AFSv1\_3/lib/Integrator* for all targets.

or for ARM Developer	Suite v1.1
<u>Project D</u> ebug <u>W</u> indow	<u>H</u> elp
Add <u>W</u> indow	
Add <u>F</u> iles	
Create New Target	
Check Syntax	Ctd+;
Preprocess	,
Precompile	
Compile	Ctrl+F7
Disassem <u>b</u> le	



- Building under CodeWarriorIDE (continued):
  - 6. Set Access Path
    - 6.1 Click *Target*>*Access Path* in *Semihosted Setting Panel*.
      - Hit *Add* button to Add following path with *absolute path* checked:
        - » C:\Program Files\ARM\AFSv1\_3\Include
        - » C:\Program Files\ARM\AFSv1\_3\Lib\Integrator

🏙 Semihosted Settings		? X
Target Settings Panels     Target     Target Settings     Access Paths	Access Paths C User Paths C System Paths	
Build Extras Runtime Settings File Mappings Source Trees	▼ User Paths ✓ 哈 (Project) ✓ 哈 C.\Program Files\ARM\AFSv1_2\Include ✓ 哈 C.\Program Files\ARM\AFSv1_2\lib\Integrator ✓ 哈 (Project)坡製 -Examples	-
<ul> <li>Language Settings</li> <li>ARM Assembler</li> <li>ARM C Compiler</li> <li>ARM C++ Compiler</li> <li>Thumb C Compiler</li> <li>Thumb C++ Comp</li> </ul>		
<ul> <li>Linker</li> <li>FTP PostLinker</li> <li>ARM Linker</li> <li>ARM fromELF</li> <li>Editor</li> </ul>	Add Default Host Flags: V. Add Change Remo	► Ve
Factory Settings	Revert Panel Sav	e



- 7. Delete ArmDebug, ArmDegRel, ArmRelease targets.
  - Click *Target* tab in *Project Managing Window*.
  - Click on targets you wish to delete.
  - Press *Del* key on the keyboard.
  - Leave only target *Semihosted* not deleted.



- Building under CodeWarriorIDE (continued):
  - 8. Hit the *Make* button to compile and link the project, refer to step 6 in Example.
  - 9. Hit the *Run* button to run the program.



- Running under AXD:
  - If using Multi-ICE with Integrator. You'll see LEDs on the integrator flashing.
  - The COM port of the Integrator is reserved when using with Multi-ICE. Hence data is transmitted through Multi-ICE.









- This part contains only one example. It does the following tasks:
  - Backup the data in the SSRAM at locations 0x30000 to 0x38000 range to the SDRAM at locations 0x80000000 to 0x80008000.
  - Write values to the SSRAM at locations 0x30000 to 0x38000.
  - Verify the values in the SSRAM at locations 0x30000 to 0x38000.
  - Restore the backuped data back to their original locations.



- Core Module Memory Map:
  - The boot ROM on the AP and local SSRAM on the CM share the same location within the system memory map.
  - The access to which memory at the boot ROM/SSRAM overlapped location is determined by the REMAP bit and the nMBDET bit.
    - nMBDET : 1st (lsb) bit of the CM\_CTRL(0x1000000C) register.
      - If the CM is attached to the AP, nMBDET=0; else nMBDET=1.
    - REMAP : 2nd bit of the CM\_CTRL(0x1000000C) register. Only has effect when nMBDET=0.
      - REMAP =0, 0x0000000 ~ 0x0003FFFF are directed to the boot ROM.
      - REMAP =1, 0x0000000 ~ 0x0003FFFF are mapped to the CM's local SSRAM.



#### • CM\_CTRL (0x100000C)

Bits	Name	Access	Function
31:6	Reserved		
5	BIGEND	R/W	0 = little-endian (default)
			1 = big-endian
4	Reserved		
3	RESET	W	1 = Reset the CM
2	REMAP	R/W	0 = access Boot ROM
			1 = access SSRAM
1	nMBDET	R	0 = mounted on motherboard
			1 = stand alone
0	LED	R/W	0 = LED on
			1 = LED off

• SSRAM.C

• SSRA	IM.C				
#include <s< td=""><td colspan="5">#include <stdio.h></stdio.h></td></s<>	#include <stdio.h></stdio.h>				
	nsigned int nsigned int	CM_CTRL_ADDR = 0x1000000C; SSRAM_ADDR = 0x00000000;	// CM's SSRAM ranges		
u	nsigned int	*CM_CTRL_PTR, *SSRAM_PTR, *SDR	XAM_PTR;		
	nsigned int i; nt SSRAM_test_err	or = 0;			
	`	unsigned int *) CM_CTRL_ADDR; signed int *) SSRAM_ADDR;			
	<sup>′</sup> <mark>Memory Remap to</mark> CM_CTRL_PTR =0				
р	rintf("SSRAM Write	e Test\n");			

SSRAM.C (continued)

```
printf("Press any key to start SSRAM test!!\n");
```

```
getchar();
*CM_CTRL_PTR =0x5; // turn off the MISC LED on the CM
```

```
printf("Backup SSRAM data from 0x0000 to 0x8000 to SDRAM at 0x8000000\n"); for(i=0;i<0x8000;i+=4)
```

```
SDRAM_PTR = (unsigned int *)(i+0x8000000);
SSRAM_PTR = (unsigned int *)(i+0x30000);
*SDRAM_PTR = *SSRAM_PTR;
```

```
printf("Writing...\n");
for(i=0;i<0x8000;i+=4)
{
        SSRAM_PTR = (unsigned int *)i;
        *SSRAM_PTR = i;
        *</pre>
```



• SSRAM.C (continued)

```
printf("Verifying...\n");
for(i=0x0;i<0x8000;i+=4)
          SSRAM PTR = (unsigned int *) (i+0x30000);
          if(*SSRAM PTR != i)
                    printf("SSRAM W/R test error!!\n");
                    printf("Error address>> %x\n",i);
                    SSRAM_test_error = 1;
                    getchar();
if(SSRAM_test_error != 1)
          printf("SSRAM test passed!!\n");
*CM CTRL PTR =0x4;
printf("SSRAM test finished.\n");
```



#### • SSRAM.C (continued)

```
printf("Restore original SSRAM data from 0x0000000 to 0x80008000 to SSRAM at
0x8000\n");
for(i=0;i<0x8000;i+=4)
{
    SDRAM_PTR = (unsigned int *)(i+0x80000000);
    SSRAM_PTR = (unsigned int *) (i+0x30000);
    *SSRAM_PTR = *SDRAM_PTR;
}
return 0;
}</pre>
```



- Building SSRAM.c
  - 1. Create a new ARM Executable Image project.
  - **2.** Add *SSRAM.c* to the project
  - 3. Make the project
  - 4. Run the project








- This part contains 2 examples:
  - Using Timer/Interrupt with uHAL API.
    - This example installs a timer interrupt to update a variable. A loop in main() contains the code that reads the variable and outputs its value to the standard output port.
  - Using Timer/Interrupts with pointers.(with no uHAL API)
    - This example installs a timer interrupt and it's handler to flash the LED.
- Observation key points
  - Check the Timer/Interrupt related registers values, see how the change.
  - Observe how interrupt is handled.

- About Counter/Timers
  - There are 3 counter/timers on an ARM Integrator AP.
  - Each counter/timer generates an IRQ when it reaches 0.
  - Each counter/timer has:
    - A 16-bit down counter with selectable prescale
    - A load register
    - A control register





- Counter/Timer Registers
  - These registers control the 3 counter/timers on the Integrator AP board.
  - Each timer has the following registers.
    - TIMERX\_LOAD: a 16-bit R/W register which is the initial value in free running mode, or reloads each time the counter value reaches 0 in periodic mode.
    - TIMERX\_VALUE: a 16-bit R register which contains the current value of the timer.
    - TIMERX\_CTRL: an 8-bit R/W register that controls the associated counter/timer operations.
    - TIMERX\_CLR: a write only location which clears the timer's interrupt.



Counter Timer Registers


Address	Name	Туре	Size	Function
0x13000000	TIMER0_LOAD	R/W	16	Timer0 load register
0x13000004	TIMER0_VALUE	R	16	Timer0 current value reg
0x13000008	TIMER0_CTRL	R/W	8	Timer0 control register
0x1300000C	TIMER0_CLR	W	1	Timer0 clear register

• Timer Control Register

		0
Bits	Name	Function
7	ENABLE	Timer enable: 0=disable; 1=enable.
6	MODE	Timer mode: 0=free running; 1=periodic
5:4	unused	Unused, always 0
3:2	PRESCALE	Prescale divisor: 00=none; 01 = div by 16
		10=div by 256; 11 = undefined
1:0	Unused	Unused,always 0



- About Interrupt Controller
  - Implemented in the system controller FPGA.
  - Provides interrupt handling for up to 4 processors.
  - There's a 22-bit IRQ and FIQ controller for each processor.





- IRQ Registers
  - The registers control each processor's interrupt handler on the Integrator AP board.
  - Each IRQ has following registers:
    - IRQX\_STATUS: a 22-bit R register representing the current masked IRQ status.
    - IRQX\_RAWSTAT: a 22-bit R register representing the raw IRQ status.
    - IRQX\_ENABLESET: a 22-bit location used to set bits in the enable register.
    - IRQX\_ENABLECLR: a 22-bit location used to clear bits in the enable register.



#### • IRQ Registers


Address	Name	Туре	Size	Function
0x14000000	IRQ0_STATUS	R	22	IRQ0 status
0x14000004	IRQ0_RAWSTAT	R	22	IRQ0 IRQ status
0x14000008	IRQ0_ENABLESET	R/W	22	IRQ0 enable set
0x1400000C	IRQ0_ENABLECLR	W	22	IRQ0 enable clear

• IRQ Registers bit assignments

Bit	Name	Function
0	SOFTINT	Software interrupt
5	TIMERINT0	Counter/Timer interrupt
6	TIMERINT1	Counter/Timer interrupt
7	TIMERINT2	Counter/Timer interrupt



• How Interrupt works:





- Timer/Interrupt example without uHAL:
- Several important functions are used in this example:
  - Install\_Handler: This function install the IRQ handler at the branch vector table at 0x18.
  - myIRQHandler: This is the user's IRQ handler. It performs the timer ISR in this example.
  - enableIRQ: The IRQ enable bit in the CPSR is set to enable IRQ.
  - LoadTimer,WriteTimerCtrl,ReadTimer,ClearTimer: Timer related functions.

Timer IRQ.c

```
#include <stdio.h>
unsigned Install Handler(unsigned routine, unsigned *vector)
          unsigned vec, oldvec;
          vec = ((routine - (unsigned)vector - 0x8) >> 2);
                               /* --> routine is the pointer point to the IRQ handler. */
                               /* --> shift right 2 is for address word aligned. */
                               /* --> subtract 8 is due to the pipeline */
                               /* since PC will be fetching the 2nd instruction */
                               /* after the instruction currently being executed. */
          vec = 0xea000000 | vec;/* to implement the instruction B <address> */
                                   /* Oxea is the Branch operation */
                                 /* the IRQ address or FIQ address */
          oldvec = *vector:
          *vector = vec:
                                   /* the contents of IRQ address is now the branch instruction */
          return (oldvec);
```

{

• *Timer\_IRQ.c continued* 

```
irq void myIRQHandler (void)
```

```
// this function is used to set the I bit in CPSR
```

```
_inline void enable_IRQ(void)
```

int tmp;

{

}

\_asm

```
MRS tmp, CPSR
BIC tmp, tmp, #0x80
MSR CPSR_c, tmp
```



• Timer\_IRQ.c continued

```
for (len=0;len<array_len;len++) {
    if (temp&d_number) b_number[len]=1;
    else b_number[len]=0;
    d_number=d_number>>1;
```

• Timer\_IRQ.c continued

```
void LoadTimer(int loadvalue){
    int TIMER0_LOAD_ADDR = 0x13000000;
    int *TIMER0_LOAD;
```

TIMER0\_LOAD = (int \*)TIMER0\_LOAD\_ADDR;

\*TIMER0\_LOAD = loadvalue; printf("Timer Message>>> Timer0 loaded!!\n");

```
int ReadTimer(void){
    int TIMER0_VALUE_ADDR = 0x13000004;
    int *TIMER0_VALUE;
```

TIMER0\_VALUE = (int \*)TIMER0\_VALUE\_ADDR;

printf("Timer Message>>> Timer0 value aquired!!\n");
return \*TIMER0\_VALUE;

}



• Timer\_IRQ.c continued

```
void WriteTimerCtrl(int writevalue){
    int TIMER0_CTRL_ADDR = 0x13000008;
    int *TIMER0_CTRL;
```

TIMER0\_CTRL = (int \*)TIMER0\_CTRL\_ADDR;

\*TIMER0\_CTRL = writevalue; printf("Timer Message>>> Timer0 control register changed!!\n");

```
void ClearTimer(void){
    int TIMER0_CLEAR_ADDR = 0x1300000C;
    int *TIMER0_CLEAR;
```

```
TIMER0_CLEAR = (int *)TIMER0_CLEAR_ADDR;
```

```
*TIMER0_CLEAR = 1;
printf("Timer Message>>> Timer0 cleared!!\n");
```

}



• Timer\_IRQ.c continued

int main(void) {

int IRQ0\_STATUS\_ADDR = 0x14000000; int IRQ0\_RAWSTAT\_ADDR = 0x14000004; int IRQ0\_ENABLESET\_ADDR = 0x14000008; int IRQ0\_ENABLECLR\_ADDR = 0x1400000C;

int \*IRQ0\_STATUS, \*IRQ0\_RAWSTAT, \*IRQ0\_ENABLESET, \*IRQ0\_ENABLECLR;

int b\_num[22]; int i; unsigned \*irqvec = (unsigned \*)0x18;

Install\_Handler( (unsigned)myIRQHandler, irqvec ); /\* Install user's IRQ Handler \*/

enable\_IRQ();

/\* DR added - ENABLE IRQs \*/

```
IRQ0_STATUS = (int *) IRQ0_STATUS_ADDR;
IRQ0_RAWSTAT = (int *) IRQ0_RAWSTAT_ADDR;
IRQ0_ENABLESET = (int *) IRQ0_ENABLESET_ADDR;
IRQ0_ENABLECLR = (int *) IRQ0_ENABLECLR_ADDR;
```

• Timer\_IRQ.c continued

\*IRQ0\_ENABLESET = 0x0021;

d2b(\*IRQ0\_STATUS,22,b\_num); printf("IRQ0\_STATUS: "); printB(\*IRQ0\_STATUS,22,b\_num);

d2b(\*IRQ0\_RAWSTAT,22,b\_num); printf("IRQ0\_RAWSTAT: "); printB(\*IRQ0\_RAWSTAT,22,b\_num);

d2b(\*IRQ0\_ENABLESET,22,b\_num); printf("IRQ0\_ENABLESET: "); printB(\*IRQ0\_ENABLESET,22,b\_num);

d2b(\*IRQ0\_ENABLECLR,22,b\_num); printf("IRQ0\_ENABLECLR: "); printB(\*IRQ0\_ENABLECLR,22,b\_num);



nstitute of Electronics,





• Timer\_IRQ.c continued

LoadTimer(64); WriteTimerCtrl(0xC4); /\* set Timer0 reload value to 64 \*/

/\* Enable the timer \*/

```
// wait for a while
for(i=0;i<100000000;i++)
{
     ;
}
printf("\nEND\n");
return 0;</pre>
```

Institute of Electronics, ware

}



- Timer/Interrrupt example using uHAL:
- Several import functions are used in this example:
  - uHALr\_InitInterrupts: Installs new trap handlers and soft vectors.
  - uHALr\_InitTimers: Initializes the timers.
  - uHALr\_RequestSystemTimer: Installs a handler for system timer and sets up the internal structure.
  - uHALr\_InstallSystemTimer: Starts the timer and enables its interrupts.
  - uHALr\_GetSystemTimerInterval: Gets system timer interval in msec.
  - uHALr\_setLED, uHAL\_resetLED: LED related functions.

• System\_Timer.c

#include "uhal.h"

```
extern void print_header(void);
extern void print_end(void);
char *test_name = "System Timer Tests\n";
char *test_ver = "Program Version 1.0xx\n";
```

```
// High-level routine called by IRQ Trap Handler when the timer interrupts
static int OSTick = 0;
void TickTimer(unsigned int irq)
{
```

```
OSTick++;
```

```
}
```

```
int main(int argc, int *argv[])
```

```
{
    int i, j;
    int lasttime = 0;
    int hours, minutes, seconds, frac, sample, interval;
    infoType platformInfo;
```

- System\_Timer continued
- // Install new trap handlers and soft vectors
   uHALr\_InitInterrupts();

```
// initialise the timers
uHALr_InitTimers();
```

```
// initialise the tick count
OSTick = 0;
```

```
uHALr_printf("Timer init\n");
if (uHALr RequestSystemTimer(TickTimer, (const unsigned char *)"test") <= 0)
```

```
uHALr_printf("Timer/IRQ busy\n");
```

}else

uHALr\_printf("RequestSystemTimer OK!!\n");

// Start system timer & enable the interrupt. uHALr\_InstallSystemTimer(); interval = uHALir\_GetSystemTimerInterval();



• System\_Timer.c continued

```
uHALr_printf("Interval= %d\n", interval);
```

```
// loop flashing a led and giving out the tick count
for (j = 0;; j++)
```

```
if (j & 1)
uHALr_SetLED(1);
else
uHALr_ResetLED(1);
```

```
// Convert the number of ticks to hh:mm:ss
```

```
sample = OSTick;
seconds = sample / interval;
minutes = seconds / 60;
hours = minutes / 60;
frac = sample % 1000;
seconds %= 60;
minutes %= 60;
```

// fractions of a second// Only interested in the last 60// Only interested in the last 60



• System\_Timer.c continued

```
if (seconds != lasttime)
            lasttime = seconds:
            uHALr_printf("Timer is %2d:%02d:%02d.%03d (0x%05X)\n", hours, minutes,
seconds, frac, sample);
          // Wait around for a bit..
          for (i = 0; i < 10000; i++)
     uHALr_printf("\n");
  print_end();
  return (OK);
```

#### Lab#2 Exercise



- Modify the memory usage example. Use timer to count the total access time of several data accessing to SSRAM and SDRAM. Compare the performance between using SSRAM and SDRAM.
- SSRAM is faster than SDRAM, therefore using SSRAM should have better performance over using SDRAM.



## **Reference Topic & Related Documents**

#### **Reference Topic & Related Documents**



- Integrator ASIC Platform
   [DUI\_0098B\_AP\_UG]
- System Memory Map [DUI\_0098B\_AP\_UG 4.1]
- Counter/Timer [DUI\_0098B\_AP\_UG 3.7, 4.6]
- Interrupt [DUI\_0098B\_AP\_UG 3.6, 4.8]
- LEDs [DUI\_0098B\_AP\_UG 4.5]
- Core Module [DUI\_0126B\_CM7TDMI]
- Core Module Registers[DUI 0126B CM7TDMI 4.2]
- Core Module Memory Organization [DUI\_0126B\_CM7TDMI 4.1]
- SSRAM [DUI\_0126B\_CM7TDMI 3.2]
- SDRAM [DUI\_0126B\_CM7TDMI 3.4]

- SWI Interface [ADS\_DebugTargetGuide 5.1.1]
- SWI Handling [ADS\_DeveloperGuide 5.4]
- Semihosting [ADS\_DebugTargetGuide 5]
- Building Semihosted application [ADS\_CompilerLinkerUtil 4.2]
- Semihosting directly dependent functions [ ADS\_CompilerLinkerUtil Table4-1]
- Semihosting indirectly dependent functions
   [ADS\_CompilerLinkerUtil Table4-2]
- I/O supported functions using semihosting SWI [ADS\_CompilerLinkerUtil Table4-13]
- uHAL API [DUI\_0102D\_AFS\_REF 2] [DUI\_0136A\_AFS\_USER 2]