

#### **COMPUTER ORGANIZATION AND DESIGN**

The Hardware/Software Interface

# Chapter 2

# Instructions: Language of the Computer

#### **Instruction Set**

- The repertoire of instructions of a computer
- Different processors have different instruction sets
  - But with many aspects in common
- Early computers had very simple instruction sets
  - For simplified hardware implementation
- Many modern computers also have simple instruction sets
  - All have a common goal: to find a language that makes it easy to build the hardware



### Instruction Set Architecture, ISA

- A specification of a standardized programmer-visible interface to hardware, comprises of:
  - A set of instructions
    - instruction types
    - with associated argument fields, assembly syntax, and machine encoding.
  - A set of named storage locations
    - registers
    - memory
  - A set of addressing modes (ways to name locations)
  - Often an I/O interface
    - memory-mapped

High level language code: C, C++, Java, Fortan,

compiler

Assembly language code: architecture specific statements

assembler

Machine language code: architecture specific bit patterns

Instruction Set Architecture





software

# **ISA Design Issue**

- Where are operands stored?
- How many explicit operands are there?
- How is the operand location specified?
- What type & size of operands are supported?



What operations are supported?

Before answering these questions, let's consider more about

- Memory addressing
- Data operand
- Operations



# **Memory Addressing**

- Most CPUs are byte-addressable and provide access for
  - Byte (8-bit)
  - Half word (16-bit)
  - Word (32-bit)
  - Double words (64-bit)
- How memory addresses are interpreted and how they are specified?
  - Little Endian or Big Endian
    - for ordering the bytes within a larger object within memory
  - Alignment or misaligned memory access
    - for accessing to an abject larger than a byte from memory
  - Addressing modes
    - for specifying constants, registers, and locations in memory



## Byte-Order ("Endianness")

#### Little Endian

- The byte order put the byte whose address is "xx...x000" at the least-significant position in the double word
  - E.g. Intel, DEC, ...
- The bytes are numbered as

#### Big Endian

- The byte order put the byte whose address is "xx...x000" at the most-significant position in the double word
  - E.g. MIPS, IBM, Motorolla, Sun, HP, ...
- The byte address are numbered as



# Little or Big Endian?


- No absolute advantage for one over the other, but
   Byte order is a problem when exchanging data among computers
- Example
  - In C, int num = 0x12345678; // a 32-bit word,
  - how is num stored in memory?

	•		•
4n+3	78	4n+3	12
4n+2	56	4n+2	34
4n+1	34	4n+1	56
4n+0	12	4n+0	78
	•		•
	Big Endian		Little Endian



# **Data Alignment**

- The memory is typically aligned on a word or doubleword boundary.
- An access to object of size S bytes at byte address A is called aligned if  $A \mod S = 0$ .
- Access to an unaligned operand may require more memory accesses!!





#### Remarks

#### Unrestricted alignment access


- Software is simple
- Hardware must detect misalignment and make more memory accesses
- Expensive logic to perform detection
- Can slow down all references
- Sometimes required for backwards compatibility

#### Restricted alignment access

- Software must guarantee alignment
- Hardware detects misalignment access and traps
- No extra time is spent when data is aligned



### **Summary: Endians & Alignment**





# Addressing Mode?

- It answers the question:
  - Where can operands/results be located?

- Recall that we have two types of storage in computer : registers and memory
  - A single operand can come from either a register or a memory location
  - Addressing modes offer various ways of specifying the specific location



## Addressing Mode Example

#### **Addressing Mode**

- 1. Register direct
- Immediate
- 3. Register indirect
- 4. Displacement
- 5. Indexed
- 6. Direct
- 7. Memory Indirect
- 8. Auto-increment
- 9. Auto-decrement
- 10. Scaled

#### Example

- Add R1, R2, R3
- Add R1, R2, #3
- Add R1, R2, (R3)
- LD R1, 100(R2)
- LD R1, (R2 + R3)
- LD R1, (1000)
- Add R1, R2, @(R3)
- LD R1, (R2)+
- LD R1, (R2)-
- LD R1, 100(R2)[R3]


#### R: Register, M: Memory

#### Action

- R1 < R2 + R3
- R1 < R2 + 3
- R1 < R2 + M[R3]
- $R1 \leftarrow M[100 + R2]$
- R1 < M[R2 + R3]
- $R1 \leftarrow M[1000]$
- $R1 \leftarrow R2 + M[M[R3]]$
- $R1 \leftarrow M[R2]$
- R2 < R2 + d
- $R1 \leftarrow M[R2]$
- R2 < R2 d
- $R1 \leftarrow M[100+R2+R3*d]$




#### **Addressing Modes Visualization (1)**





### Addressing Modes Visualization (2)



### **How Many Addressing Mode?**

- A Tradeoff: complexity vs. instruction count
  - Should we add more modes?
    - Depends on the application class
    - Special addressing modes for DSP/GPU processors
      - Modulo or circular addressing
      - Bit reverse addressing
      - Stride, gather/scatter addressing
- Need to support at least three types of addressing mode
  - Displacement, immediate, and register indirect
  - They represent 75% -- 99% of the addressing modes in benchmarks
- The size of the address for displacement mode to be at least 12—16 bits (75% – 99%)
- The size of immediate field to be at least 8 16 bits (50%— 80%)
- DSPs rely on hand-coded libraries to exercise novel addressing modes



### The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS (since 1980s) commercialized by MIPS Technologies (www.mips.com)
- Typical of many modern ISAs
  - See MIPS Reference Data tear-out card and Appendix E
  - ARMv7 is similar to MIPS
  - Intel x86 is different from MIPS
- Similar ISAs have a large share of embedded core market
  - Applications in consumer electronics, network/storage equipment, cameras, printers, ...



# **Arithmetic Operations**

- Add/subtract, 3-operand instruction
  - Two sources and one destination

add a, b, c 
$$\#$$
 a = b + c

- The words to the right of the sharp symbol (#) are comments for the human reader
- All arithmetic operations have this form
- Design Principle 1: Simplicity favors regularity
  - Regularity makes implementation simpler
  - Simplicity enables higher performance at lower cost



# **Arithmetic Example**

C code:

$$f = (g + h) - (i + j);$$

- Compiled MIPS code:
  - break a C statement into several assembly instructions
  - introduce temporary variables

```
add t0, g, h # temp t0 = g + h
add t1, i, j # temp t1 = i + j
sub f, t0, t1 # f = t0 - t1
```



# 1. Register Operands

- Arithmetic instructions use register operands
  - Registers are primitives used in hardware design that are also visible to the programmer
- MIPS has a 32 x 32-bit register file
  - Use for frequently accessed data
  - Numbered 0 to 31
  - 32-bit data called a "word"
- Assembler names
  - \$t0, \$t1, ..., \$t9 for temporary values
  - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
  - c.f. main memory: millions of locations



# Register Operand Example

C code:

$$f = (g + h) - (i + j);$$
  
• f, ..., j in \$s0, ..., \$s4

Compiled MIPS code:

```
add $t0, $s1, $s2
add $t1, $s3, $s4
sub $s0, $t0, $t1
```

operands are all registers!!



# 2. Memory Operands

- Main memory used for composite data
  - Arrays, structures, dynamic data, ...
- To apply arithmetic operations
  - Load values from memory into registers
  - Store result from register to memory
- Memory is byte addressed
  - Each address identifies an 8-bit byte
- Words are aligned in memory
  - Address must be a multiple of 4
- MIPS is Big Endian
  - Most-significant byte at least address of a word
  - c.f. Little Endian: least-significant byte at least address



#### **Memory Operand Example 1**

Access memory operand via addressing mode

C code:

$$g = h + A[8];$$

- g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
  - Index 8 requires offset of 32
    - 4 bytes per word

Chapter 2 — Instructions: Language of the Computer — 22

#### **Memory Operand Example 2**

C code:

```
A[12] = h + A[8];
```

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
  - Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```



#### Operand @Registers vs. @Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
  - More instructions to be executed
- Compiler must use registers for variables as much as possible
  - Only spill to memory for less frequently used variables
  - Register optimization is important!



### 3. Immediate Operands or Constant

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
  - Just use a negative constant:addi \$s2, \$s1, -1
- Design Principle 3: Make the common case fast
  - Small constants are common
  - Immediate operand avoids a load instruction



#### **The Constant Zero**

- MIPS register 0 (\$zero) is the constant 0
  - Cannot be overwritten
- Useful for common operations
  - E.g., move between registers

```
add $t2, $s1, $zero
```



# **MIPS Registers**

- 32 32-bit Registers with R0:=0
  - These registers are general purpose, any one can be used as an operand/result of an operation
  - But making different pieces of software work together is easier if certain conventions are followed concerning which registers are to be used for what purposes.
- Reserved registers: R1, R26, R27
  - R1 for assembler, R26-27 for OS
- Special usage:

R28: pointer register

R29: stack pointer

R30: frame pointer

R31: return address

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0 <b>-</b> \$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 <b>-</b> \$s7	16-23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes



#### **Policy of Use Conventions**

Name	Register number	Usage
\$zero	0	the constant value 0
\$v0-\$v1	2-3	values for results and expression evaluation
\$a0-\$a3	4-7	arguments
\$t0-\$t7	8-15	temporaries
\$s0-\$s7	16-23	saved
\$t8-\$t9	24-25	more temporaries
\$gp	28	global pointer
\$sp	29	stack pointer
\$fp	30	frame pointer
\$ra	31	return address

Register 1 (\$at) reserved for assembler, 26-27 for operating system

These conventions are usually suggested by the vendor and supported by the compilers



#### **Binary Representation of Integers**

- Number can be represented in any base
- Hexadecimal/Binary/Decimal representations

```
ACE7_{hex} = 1010 \ 1100 \ 1110 \ 0111_{bin} = 44263_{dec}
```

- most significant bit, MSB, usually the leftmost bit
- least significant bit, LSB, usually the rightmost bit
- Ideally, we can represent any integer if the bit width is unlimited
- Practically, the bit width is limited and finite...
  - for a 8-bit byte  $\rightarrow$  0~255 (0~28 1)
  - for a 16-bit halfword  $\rightarrow$  0~65,535 (0~2<sup>16</sup> 1)
  - for a 32-bit word  $\rightarrow$  0~4,294,967,295 (0~2<sup>32</sup> 1)



# **Unsigned Binary Integers**

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

Range: 0 to +2<sup>n</sup> – 1

- Example
  - $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1011_2$   $= 0 + ... + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$   $= 0 + ... + 8 + 0 + 2 + 1 = 11_{10}$
- Using 32 bits
  - Range from 0 to +4,294,967,295



# Signed Integers or Numbers

- Unsigned number is mandatory
  - Eg. Memory access, PC, SP, RA
- Sometimes, negative integers are required in arithmetic operation
  - a representation that can present both positive and negative integers is demanded
- 3 well-known methods for signed integers
  - Sign and magnitude
  - 1's complement
  - 2's complement



### Sign and Magnitude Representation

- Use the MSB as the sign bit
  - 0 for positive and 1 for negative
- If the bit width is n
  - range  $\rightarrow$  -(2<sup>n-1</sup> 1) ~ 2<sup>n-1</sup> 1; **2**<sup>n</sup> 1 different numbers
  - e.g., for a byte → -127 ~ 127
- Examples
  - **0**0000110 **→** +6
  - **1**0000111 → -7
- Shortcomings
  - 2 0's; positive 0 and negative 0; 00000000 and 10000000
  - relatively complicated HW design (e.g., adder)



#### 1's Complement Representation

- +7 **→** 0000 0111
- -7 → 1111 1000 (bit inverting)
- If the bit width is n
  - range  $\rightarrow$  -(2<sup>n-1</sup> 1) ~ 2<sup>n-1</sup> 1; **2**<sup>n</sup> 1 different numbers
  - e.g., for a byte → -127 ~ 127
- The MSB implicitly serves as the sign bit
  - except for –0
- Shortcomings
  - 2 0's; positive 0 and negative 0; 00000000 and 111111111
  - relatively complicated HW design (e.g., adder)



# 2's Complement Representation

- +7 **→** 0000 0111
- $-7 \rightarrow 1111 \ 1001$  (bit inverting first then add 1)
- The MSB implicitly serves as the sign bit
- 2's complement of 10000000 → 10000000
  - this number is defined as -128
- If the bit width is n
  - range  $\rightarrow$  -2<sup>n-1</sup> ~ 2<sup>n-1</sup> 1; 2<sup>n</sup> different numbers
  - e.g., for a byte → -128 ~ 127
- Relatively easy hardware design
- Virtually, all computers use 2's complement representation



# 2's-Complement Signed Integers (1/2)

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range:  $-2^{n-1} \sim +2^{n-1} 1$
- Example
- Using 32 bits
  - $-2,147,483,648 \sim +2,147,483,647$



### 2's-Complement Signed Integers (2/2)

- Bit 31 is sign bit
  - 1 for negative numbers
  - 0 for non-negative numbers
- $-(-2^{n-1})$  can't be represented
- Non-negative numbers have the same unsigned and 2'scomplement representation
- Some specific numbers
  - 0: 0000 0000 ... 0000
  - –1: 1111 1111 ... 1111
  - Most-negative: 1000 0000 ... 0000
  - Most-positive: 0111 1111 ... 1111



# Signed Negation

- Complement and add 1
  - Complement means  $1 \rightarrow 0$ ,  $0 \rightarrow 1$

$$x + x = 1111...111_2 = -1$$
  
 $x + 1 = -x$ 

- Example: negate +2
  - **+2** = 0000 0000 ... 0010<sub>2</sub>
  - $-2 = 1111 \ 1111 \ \dots \ 1101_2 + 1 = 1111 \ 1111 \ \dots \ 1110_2$



# Sign Extension


- Representing a number using more bits
  - Preserve the numeric value
- In MIPS instruction set
  - addi : extend immediate value
  - 1b, 1h : extend loaded byte/halfword
  - beq, bne : extend the displacement
- Replicate the sign bit to the left
  - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
  - **+2:** 0000 0010 => 0000 0000 0000 0010
  - -2: 1111 1110 => 1111 1111 1111 1110



### Example: Ibu vs Ib

- We want to load a BYTE into \$s3 from the address 2000 After the load, what is the value of \$s3?
  - A1: 0000 0000 0000 0000 0000 0000 1111 1111 (255) ?

- Signed (A2)
- →1b \$s3, 0(\$s0)
- - Unsigned (A1)  $\rightarrow$  1bu \$s3, 0 (\$s0)




**Assume** \$s0 = 2000



# **Stored Program Computers**

#### **The BIG Picture**

Processor



- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
  - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
  - Standardized ISAs

### Representing Instructions

- Instructions are encoded in binary
  - Called (binary) machine code
- MIPS instructions
  - Encoded as 32-bit instruction words
  - Small number of formats encoding operation code (opcode), register numbers, ...
  - Regularity !!
- Register numbers (5-bit representation)
  - \$t0 \$t7 are reg's 8 15
  - \$t8 \$t9 are reg's 24 25
  - \$s0 \$s7 are reg's 16 23



#### **MIPS R-format Instructions**

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

#### Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)



### R-format Example

	op	rs	rt	rd	shamt	funct
•	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

add \$t0, \$s1, \$s2

special	\$s1	\$s2	\$tO	0	add
0	17	18	8	0	32
000000	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$ 



#### Hexadecimal

- Base 16
  - Compact representation of bit strings
  - 4 bits per hex digit

0	0000	4	0100	8	1000	С	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

- Example: eca8 6420
  - 1110 1100 1010 1000 0110 0100 0010 0000



#### **MIPS I-format Instructions**

ор	rs	rt	constant or address
6 bits	5 bits	5 bits	16 bits

- Immediate arithmetic and load/store instructions
  - rt: destination or source register number
  - Constant: -2<sup>15</sup> to +2<sup>15</sup> 1
  - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
  - Different formats complicate decoding, but allow 32-bit instructions uniformly
  - Keep formats as similar as possible



# **Concluding Remarks**

Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 <sub>ten</sub>	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 <sub>ten</sub>	n.a.
add immediate	L	8 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	constant
∃w (load word)	L	35 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	1	43 <sub>ten</sub>	reg	reg	n.a.	n.a.	n.a.	address

- reg: means a register number between 0 and 31
- address/constant: means a 16-bit address/constant
- n.a.: means not applicable
- All the R-format instructions have the same value in the op-field. The hardware uses the funct-field to decide the variant of the R-type operation
- R-type and I-type instructions have similar formats with the same length



# Translating MIPS Assembly Language into Machine Language

- A[300] = h + A[300];
  - h in \$s2, base address of A in \$t1
- Compiled MIPS code:

```
lw $t0, 1200($t1)
add $t0, $s2, $t0
sw $t0, 1200($t1)
```

Ор	rs	rt	rd	address/ shamt	funct
35	9	8	1200		
0	18	8	8	0	32
43	9	8	1200		

100011	01001	01000	0000 0100 1011 0000		000
000000	10010	01000	01000	00000	100000
101011	01001	01000	0000 0100 1011 0000		000



# **Logical Operations**

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	sll
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

 Useful for extracting and inserting groups of bits in a word



# **Shift Operations**

ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - s11 by i bits multiplies by 2i
    - s11 \$t2, \$s0, 4 # \$t2 = \$s0 << 4 bits
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by i bits divides by 2i (unsigned only)



### **AND Operation**

- Useful to mask bits in a word
  - Select some bits, clear others to 0

```
and $t0, $t1, $t2
```

```
$t2 0000 0000 0000 0000 00<mark>00 11</mark>01 1100 0000
```



# **OR Operation**

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

```
$t2 0000 0000 0000 0000 0000 1101 1100 0000
$t1 0000 0000 0000 0000 0011 1100 0000 0000
```

0000 0000 0000 0000 0011 1101 1100 0000



### **NOT Operations**

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- In keeping with the 3-operand format, MIPS uses the NOR instruction instead of the NOT instruction
  - a NOR b == NOT (a OR b)

```
nor $t0, $t1, $t3  # $t0 = ~ ($t1 | $t3)
```

```
$t1 | 0000 0000 0000 0001 1100 0000 0000
```

\$t0 | 1111 | 1111 | 1111 | 1100 | 0011 | 1111 | 1111



### **Program Flow Control**

- Decision making instructions
  - alter the control flow, i.e., change the "next" instruction to be executed
- Branch classifications
  - Unconditional branch
    - Always jump to the desired (specified) address
  - Conditional branch
    - Only jump to the desired (specified) address if the condition is true; otherwise, continue to execute the next instruction
- Destination addresses can be specified in the same way as other operands (combination of register, immediate constant, and memory location), depending on what addressing modes are supported in the ISA



### **MIPS Branch Operations**

- Conditional branches
  - beq rs, rt, L1
    - if (rs == rt) branch to instruction labeled L1;
  - bne rs, rt, L1
    - if (rs != rt) branch to instruction labeled L1;
- Unconditional branches
  - j L1
    - unconditional jump to instruction labeled L1
  - jal L1
    - Jump and link
  - jr \$ra
    - Jump register



### Compiling If-then-else Statement

C code:


```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, h, i, j... in \$s0, \$s1, ..., \$s4
- Compiled MIPS code:

Exit: ...

Assembler calculates addresses





j = = j?

i≠j

### **Compiling a While Loop Statement**

C code:

```
while (save[i] == k) i += 1;
```

- i in \$s3, k in \$s5, address of save in \$s6
- Compiled MIPS code:

```
Loop: sll $t1, $s3, 2

add $t1, $t1, $s6

Why?

lw $t0, 0($t1)

bne $t0, $s5, Exit

addi $s3, $s3, 1


j Loop

Exit: ...
```



#### The Basic Block

- A basic block is a sequence of instructions with
  - No embedded branches (except at end)
  - No branch targets (except at beginning)



- Compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks



### **More Conditional Operations**

- Set result to 1 if a condition is true; Otherwise, set to 0
- slt rd, rs, rt
  - if (rs < rt) rd = 1; else rd = 0;</p>
- slti rt, rs, constant
  - if (rs < constant) rt = 1; else rt = 0;</p>
- Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

MIPS compiler uses the slt, beq, bne, \$zero to create =, ≠, <, ≤, >, ≥



# **Branch Instruction Design**

- beq and bne are the common case
- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠</p>
  - Combining with branch involves more work per instruction, requiring a slower clock
  - All instructions penalized!
  - MIPS compiler uses the slt, beq, bne, \$zero to create =, ≠, <, ≤, >, ≥ is a good design compromise



#### **Branches on LT/LE/GT/GE**

How to implement an equivalent blt \$s0, \$s1, L1?

```
slt $t0, $s0, $s1
bne $t0, $zero, L1  # $zero is always 0
```

bge \$s0, \$s1, L1?

```
slt $t0, $s0, $s1
beq $t0, $zero, L1
```

bgt \$s0, \$s1, L1?

```
slt $t0, $s1, $s0
bne $t0, $zero, L1
```

Try ble yourself!



### Signed vs. Unsigned Comparison

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

  - \$s1 = 0000 0000 0000 0000 0000 0000 0001
  - slt \$t0, \$s0, \$s1 # signed
    - $-1 < +1 \Rightarrow $t0 = 1$
  - sltu \$t0, \$s0, \$s1 # unsigned
    - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$




### Case/Switch Statement

Case statement in C

```
switch (k) {
  case 0: f=i+j;
  case 1: f=g+h;
  case 2: f=g-h;
  case 3: f=i-j;
}
```

Jump address table in memory

JumpTable[k]



- A simplest way to implement case/switch is via a sequence of conditional tests, turning the case/switch statement into a chain of ifthen-else statement
- One more efficient way is via a jump address table or jump table.
   And, the program needs only to index into the table and then jump to the appropriate label of sequence



# Jump Register, jr

#### A switch statement for $0 \le k < 4$

```
Case statement in C

switch (k) {

case 0: f=i+j;

case 1: f=g+h;

case 2: f=g-h;


case 3: f=i-j;

}

Assume for go hold in k are stored in regis
```

- Assume f, g, h,i, j, k are stored in registers \$s0, \$s1,..., and \$s5, respectively
- Assume \$t2 contains 4
- Assume starting address contained in \$t4, corresponding to labels L0, L1, L2, and L3, respectively

Jump address table in memory



```
4n+12 \leftarrow k=3
4n+8 \leftarrow k=2
```

4n+0 ← k=0

\$t3, \$s5, \$zero #test if k<0 slt \$t3, \$zero, Exit #if k<0,exit bne \$t3, \$s5, \$t2 #test if k<4</pre> slt beq \$t3, \$zero, Exit #if k≥4,exit #2k add \$t1, \$s5, \$s5 \$t1, \$t1, \$t1 #\$t1=4k add \$t1, \$t1, \$t4 add lw \$t0, 0(\$t1) \$t0 jr L0:add \$s0, \$s3, \$s4, Exit \$s0, \$s1, \$s2 L1:add Exit i L2:sub \$s0, \$s1, \$s2 Exit \$s0, \$s3, \$s4 L3:sub Exit:

Use variable k to index a jump address tabke

### **Procedure Calling**

Steps required

Caller

Callee

- Place parameters in registers
- 2. Transfer control to procedure
- 3. Acquire storage for procedure
- 4. Perform procedure's operations
- 5. Place result in register for caller
- 6. Return to place of call

Note that you have only one set of registers !!



# Recall: Register Usage

- \$a0 \$a3: arguments (reg's #4 #7)
  - Used to pass parameters
- \$v0, \$v1: result values (reg's #2 and #3)
  - Used to return values
- \$t0 \$t9: temporaries
  - Can be overwritten by callee
- \$s0 \$s7: saved
  - Must be saved/restored by callee
- \$gp: global pointer for static data (reg #28)
- \$sp: stack pointer (reg #29)
- \$fp: frame pointer (reg #30)
- \$ra: return address (reg #31)
  - Used to return to the point of origin



#### **Procedure Call Instructions**

Procedure call: jump and link

jal ProcedureLabel

- Address of following instruction is saved in \$ra
- Jumps to target address
- Procedure return: jump register

```
jr $ra
```

- Copies \$ra to program counter
- Can also be used for computed jumps
  - e.g., for case/switch statements



### Leaf Procedure Example

C code:

```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0



### Leaf Procedure Example

#### MIPS code:

leaf_ex	leaf_example:						
addi	\$sp,	\$sp, -4					
SW	\$s0,	0 (\$sp)					
add	\$t0,	\$a0, \$a1					
add	\$t1,	\$a2, \$a3					
sub	\$s0,	\$t0, \$t1					
add	\$ <b>v</b> 0,	\$s0, \$zero					
lw	\$s0,	0(\$sp)					
addi	\$sp,	\$sp, 4					
jr	\$ra						

Adjust stack for one item

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return



#### **Nested Procedures**

- Procedures that call other procedures
- For nested call, caller needs to save on the stack:
  - Its return address
  - Any arguments and temporaries needed after the call
- Restore from the stack after the call



### A Recursive C Procedure Example

C code:

```
int fact (int n)
{
   if (n < 1) return (1);
   else return (n * fact(n - 1));
}</pre>
```

- Argument n in \$a0
- Result in \$v0



### Non-Leaf Procedure Example

#### MIPS code:

```
fact:
   addi $sp, $sp, -8
                       # adjust stack for 2 items
   sw $ra, 4($sp)
                       # save return address
   sw $a0, 0($sp)
                       # save argument
   slti $t0, $a0, 1 # test for n < 1
   beq $t0, $zero, L1 # if n≥1, go to L1
   addi $v0, $zero, 1 # if so, result is 1
   addi $sp, $sp, 8
                       # pop 2 items from stack
   jr $ra
                       # and return
                       # else decrement n
L1: addi $a0, $a0, -1
   jal fact
                       # recursive call
   lw $a0, 0($sp)
                       # restore original n
   lw $ra, 4($sp)
                       # and return address
   addi $sp, $sp, 8
                       # pop 2 items from stack
   mul $v0, $a0, $v0
                       # multiply to get result
                       # and return
   jr $ra
```



#### Remark


What is and what is not preserved across a procedure call

Preserved	Not preserved
Saved registers: \$s0-\$s7	Temporary registers: \$t0-\$t9
Stack pointer register: \$sp	Argument registers: \$a0-\$a3
Return address register: \$ra	Return value registers: \$v0-\$v1
Stack above the stack pointer	Stack below the stack pointer

- \$sp is itself preserved by the callee adding exactly the same amount that was subtracted from it
- The other registers are preserved by saving them on the stack (if they are used) and restoring them from there



## **Local Data on the Stack**




- Local data allocated by callee (local variables to the procedure, but do not fit in registers)
  - e.g., C automatic variables, arrays or structures, ...
- Procedure frame (activation record)
  - Used by some compilers to manage stack storage



## **Memory Layout**

- Text: program code
- Static data: constants and other static (global) variables
  - e.g., static variables in C, constant arrays and strings
  - \$gp initialized to 1000 8000<sub>H</sub>
     allowing ±offsets into this segment
- Dynamic data: heap
  - E.g., malloc in C, new in Java
- Stack: automatic storage
  - Start in the high end of memory and grows down
- Stack and heap are grown toward each other





#### **Character Data**

- Byte-encoded character sets
  - ASCII (American standard code for information interchange): 128 characters
    - 95 graphic, 33 control
  - Latin-1: 256 characters
    - ASCII, +96 more graphic characters
- Unicode: 32-bit character set (universal encoding)
  - Used in Java (16-bit character), C++ wide characters, ...
  - Most of the world's alphabets, plus symbols
  - UTF-8, UTF-16: variable-length encodings
  - UTF-32: 32-bit character



## **Byte/Halfword Operations**

- Could use bitwise operations
- MIPS byte/halfword load/store
  - String processing is a common case
  - Sign extend to 32 bits in rt

Zero extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

Store just rightmost byte/halfword

```
sb rt, offset(rs) sh rt, offset(rs)
```



# **String Copy Example**

- C code (naïve):
  - Null-terminated string: used to mark the end of the string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0



# **String Copy Example**

#### MIPS code:

str	сру:			
	addi	\$sp,	\$sp, -4	# adjust stack for 1 item
	sw	\$s0,	0 (\$sp)	# save \$s0 for i
	add	\$s0,	\$zero, \$zero	# i = 0
L1:	add	\$t1,	\$s0, \$a1	<pre># addr of y[i] in \$t1</pre>
	lbu	\$t2,	0(\$t1)	# \$t2 = y[i]
	add	\$t3,	\$s0, \$a0	<pre># addr of x[i] in \$t3</pre>
	sb	\$t2,	0(\$t3)	$\# x[i] \leftarrow y[i]$
	beq	\$t2,	\$zero, L2	<pre># exit loop if y[i] == '\0</pre>
	addi	\$s0,	\$s0, 1	# i = i + 1
	j	L1		<pre># next iteration of loop</pre>
L2:	lw	\$s0,	0 (\$sp)	<pre># restore saved \$s0</pre>
	addi	\$sp,	\$sp, 4	<pre># pop 1 item from stack</pre>
	jr	\$ra		# and return



### **32-bit Constants**

- Most constants are small
  - 16-bit immediate is sufficient
- For the occasional 32-bit constant

lui rt, constant; load upper immediate

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

4000000 (22-bit)>16-bit

lui \$s0, 61

ori \$s0, \$s0, 2304 | 0000 0000 0011 1101 <mark>0000 1001 0000 0000</mark>



#### The Effect of the lui Instruction

The machine language version of lui \$t0, 255 # \$t0 is register 8:										
	001111	00000	01000	0000 0000 1111 1111						
Contents of regis	Contents of register \$t0 after executing lui \$t0, 255:									
n 1000	000	0 0000 1111 1	0000 0000 0000 0000							

- Either the compiler or the assembler must break large constants into pieces and then resemble them into a register.
  - The immediate field's size is restricted
  - The assembler must have a temporary register available in which to create the long values for resembling them into a register.
  - That is why \$at (assembler temporary) is reserved for the assembler.



# Addressing in Jumps

j L1
op address
6 bits 26 bits

- Jump (j and jal) instruction is J-type
- The target address could be anywhere in text segment: Encode full address in instruction
- (Pseudo) Direct jump addressing
  - Target address = PC<sub>31...28</sub>: (address × 4)





## **Addressing in Conditional Branch**

- Branch instructions specify: opcode, two registers, and target address
- Most target address is near to the PC
  - Forward or backward
- PC-relative addressing Note: Word-alignment access
  - Target address = PC + offset x 4
  - PC already incremented by 4 by this time



# Target Addressing Example

- Loop code from earlier example
  - Assume Loop at location 80000

Loop:	sll	\$t1,	\$s3,	2	80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	\$s6	80004	0	9	22	9	0	32
	lw	\$t0,	0(\$t	L)	80008	35	9	8		0	
	bne	\$t0,	\$s5,	Exit	80012	5	8	21	****	2	
	addi	\$s3,	\$s3,	1	80016	8	19	19		1	
	j	Loop			80020	2	NANA NANA	***	20000		
Exit:					80024						



# **Branching Far Away**

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example

L2:


```
beq $s0,$s1, L1
(larger than 16-bit offset)

bne $s0,$s1, L2

j L1
```



# **5 MIPS Addressing Modes**





## **Decoding Machine Code**

- Decoding: Reverse-engineer machine language to create the assembly language
- Example: 00af 8020hex
  - 1. Convert hexadecimal to binary 0000 0000 1010 1111 1000 0000 0010 0000
  - Look at the op field to determine the operation
    The op-field is 000000. It is an R-type instruction
  - 3. Decode the rest of the instruction by looking at the field values

```
op rs rt rd shamt funct 000000 00101 01111 10000 00000 100000
```

4. Reveal the assembly instruction

add \$s0, \$a1, \$t7

DEPT. OF ELECTRONICS	JULIAN NOTIL
ENGINEERING a	
INST. OF ELECTRONICS	

Name			Fie	lds	Comments		
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	address/immediate			Transfer, branch, i mm. format
J-format	ор	target address				Jump instruction format	

## Synchronization Issue

- Two processors sharing an area of memory
  - P1 writes, then P2 reads
  - Data race if P1 and P2 don't synchronize
    - Result depends on order of accesses
- Hardware-supplied synchronization is required
  - Atomic read/write memory operation
  - No other access to the location allowed between the read and write
- Could be a single instruction (but hard to implement)
  - E.g., atomic swap of register ↔ memory
- Or an atomic pair of instructions



## Synchronization in MIPS

- Load linked: 11 rt, offset(rs)
- Store conditional: sc rt, offset(rs)
  - Succeeds if location not changed since the 11
    - Returns 1 in rt
  - Fails if location is changed
    - Returns 0 in rt
- Example: atomic swap (to test/set lock variable)

```
try: add $t0,$zero,$s4 ;copy exchange value

11 $t1,0($s1) ;load linked lock-free atomic L/S

sc $t0,0($s1) ;store conditional


beq $t0,$zero,try ;branch store fails

add $s4,$zero,$t1 ;put load value in $s4

The contents of $s4 and the memory location specified by $s1 have been exchanged
```



## **Translation and Startup**





### **Assembler Pseudoinstructions**

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, L \rightarrow slt $at, $t0, $t1 bne $at, $zero, L
```

 The cost of pseudoinstructions is reserving one register, \$at (register 1): assembler temporary



## Producing an Object Module

- Assembler (or compiler) translates program into machine instructions and keeps track of labels used in branches and data transfer instruction in a symbol table.
- Object module provides information for building a complete program from the six distinct pieces (the object file for UNIX)
  - Header: used to describe the contents of the object module
  - Text segment: translated machine codes
  - Static data segment: data allocated for the life of the program
  - Relocation info: for contents that depend on absolute location when the program is loaded into memory
  - Symbol table: global definitions and external refs (or remaining labels) that are not defined
  - Debug info: for associating with source code



## **Linking Object Modules**


- Linker: takes all the independently assembled program and stiches them together
- 3 steps for linker to produce an executable image
  - 1. Merges segments (i.e. place code and data modules symbolically in memory)
  - 2. Resolve labels (determine their addresses)
  - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
  - But with virtual memory, no need to do this
  - Program can be loaded into absolute location in virtual memory space
    Reading Assignment:



P-133 Example

Object file header			
object the header	Name	Procedure A	
	Text size	100 <sub>hex</sub>	
	Data size	20 <sub>hex</sub>	
Text segment	Address	Instruction	
TOXE GOGITIONE	0	lw \$a0, 0(\$gp)	
	4	jal O	
Data segment	0	( X )	
Relocation information	Address	Instruction type	Dependency
	0	1 w	X
	4	jal	В
Symbol table	Label	Address	
	Χ	_	
	В	_	
Object file header			
	Name	Procedure B	
	ivame		
	Text size	200 <sub>hex</sub>	
		200 <sub>hex</sub>	
Text segment	Text size		
Text segment	Text size  Data size	200 <sub>hex</sub> 30 <sub>hex</sub>	
Text segment	Text size  Data size  Address	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction	
Text segment	Text size  Data size  Address  0	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp)	
Text segment  Data segment	Text size  Data size  Address  0  4	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp) jal 0	
	Text size Data size Address 0 4	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp) jal 0	
	Text size  Data size  Address  0  4  0	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp) jal 0 (Y)	Dependency
Data segment	Text size  Data size  Address  0  4  0	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp) jal 0 (Y)	Dependency Y
Data segment	Text size Data size Address 0 4 0 Address	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction sw \$a1, 0(\$gp) jal 0 (Y) Instruction type	
Data segment	Text size Data size Address 0 4 0 Address	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction  sw \$a1, 0(\$gp)  jal 0  (Y) Instruction type  sw	Y
Data segment  Relocation information	Text size Data size Address 0 4 0 Address 0 4 4 4 4 4 4 4 4 4 4 4 4 4 4 6 6 6 6 7 6 7	200 <sub>hex</sub> 30 <sub>hex</sub> Instruction  sw \$a1, 0(\$gp)  jal 0  (Y) Instruction type  sw jal	Υ





Executable file header		
	Text size	300 <sub>hex</sub>
	Data size	50 <sub>hex</sub>
Text segment	Address	Instruction
	0040 0000 <sub>hex</sub>	lw \$a0, 8000 <sub>hex</sub> (\$gp)
	0040 0004 <sub>hex</sub>	jal 40 0100 <sub>hex</sub>
	0040 0100 <sub>hex</sub>	sw \$a1, 8020 <sub>hex</sub> (\$gp)
	0040 0104 <sub>hex</sub>	jal 40 0000 <sub>hex</sub>
Data segment	Address	
	1000 0000 <sub>hex</sub>	(X)
	1000 0020 <sub>hex</sub>	(Y)



# Loading a Program

- Load from image file on disk into memory
  - 1. Read header to determine segment sizes
  - Create (virtual) address space, which is large enough for the text and data
  - 3. Copy text and initialized data into memory
    - Or set page table entries so they can be faulted in
  - 4. Set up arguments on stack, if necessary
  - 5. Initialize registers (including \$sp, \$fp, \$gp to the first free location)
  - 6. Jump to startup routine
    - Copies arguments to \$a0, ... and calls main
    - When main returns, do exit system-call



# **Dynamic Linking**

- Static linking problem
  - The library routines become part of the executable code. It keeps using the old version of the library even though a new one is released.
  - It loads all routines in the library that are called anywhere in he executable, even if those calls are not executed.
- Dynamically linked libraries (DLL): only link/load library procedure when it is called
  - Requires procedure code to be relocatable
  - Avoids image bloat caused by static linking of all (transitively) referenced libraries
  - Automatically picks up new library versions




# Lazy Linkage

Indirection table


Stub: Loads routine ID, Jump to linker/loader

Linker/loader code

Dynamically mapped code








b. Subsequent calls to DLL routine



# Starting a Java Program





machine

# C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(int v[], int k)
{
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

v in \$a0, k in \$a1, temp in \$t0



## The Procedure Swap

## The Sort Procedure in C

Non-leaf (calls swap)

```
void sort (int v[], int n)
  int i, j;
  for (i = 0; i < n; i += 1) {
    for (j = i - 1;
         j >= 0 \&\& v[j] > v[j + 1];
         j -= 1) {
      swap(v,j);
```

v in \$a0, k in \$a1, i in \$s0, j in \$s1



## The Procedure Body

```
move $s2, $a0
                            # save $a0 into $s2
                                                             Move
       move $s3, $a1  # save $a1 into $s3
                                                             params
       move $s0, $zero # i = 0
                                                            Outer loop
for1tst: slt $t0, $s0, $s3 # $t0 = 0 if $s0 \ge $s3 (i \ge n)
        beg t0, zero, exit1 # go to exit1 if s0 \ge s3 (i \ge n)
        addi $1, $0, -1 # j = i - 1
for2tst: slti t0, s1, 0 # t0 = 1 if s1 < 0 (j < 0)
       bne t0, zero, exit2 # go to exit2 if s1 < 0 (j < 0)
       sll $t1, $s1, 2 # $t1 = j * 4
                                                             Inner loop
        add t2, s2, t1 # t2 = v + (j * 4)
       1w $t3, 0($t2) # $t3 = v[i]
       1w $t4, 4($t2) # $t4 = v[j + 1]
        \$1t \$t0, \$t4, \$t3  # \$t0 = 0 if \$t4 \ge \$t3
       beq t0, zero, exit2 # go to exit2 if t4 \ge t3
       move $a0, $s2  # 1st param of swap is v (old $a0)
                                                            Pass
       move $a1, $s1 # 2nd param of swap is j
                                                             params
                                                             & call
        jal swap # call swap procedure
        addi $s1, $s1, -1 # j -= 1
                                                            Inner loop
        i for2tst
                     # jump to test of inner loop
exit2:
       addi $s0, $s0, 1 # i += 1
                                                            Outer loop
            for1tst
                             # jump to test of outer loop
```




#### The Full Procedure


```
addi $sp,$sp, -20
                          # make room on stack for 5 registers
sort:
       sw $ra, 16($sp)
                          # save $ra on stack
       sw $s3,12($sp)
                          # save $s3 on stack
       sw $s2, 8($sp) # save $s2 on stack
       sw $s1, 4($sp) # save $s1 on stack
       sw $s0, 0($sp)
                          # save $s0 on stack
                           # procedure body
exit1:
       lw $s0, 0($sp)
                          # restore $s0 from stack
       lw $s1, 4($sp)
                          # restore $s1 from stack
       lw $s3,12($sp) # restore $s3 from stack
       lw $ra,16($sp) # restore $ra from stack
       addi $sp,$sp, 20
                          # restore stack pointer
       ir $ra
                           # return to calling routine
```





## **Effect of Compiler Optimization**

#### Compiled with gcc for Pentium 4 under Linux












- Un-optimized code has the best CPI
- O1 optimization has the lowest instruction count
- O3 optimization is the fastest



## Impact of Language and Algorithm









### **Lessons Learnt**

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
  - Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!



## **Arrays vs. Pointers**

- A challenge for new C programmer is understanding pointers.
- Two C examples: array indices vs. pointers

```
clear1(int array[], int size) {
  int i;
  for (i = 0; i < size; i += 1)
    array[i] = 0;
}

clear2(int *array, int size) {
    int *p;
    for (p = &array[0]; p < &array[size];
        p = p + 1)
        *p = 0;
}</pre>
```

- Array indexing involves
  - Multiplying index by element size
  - Adding to array base address
- Pointers correspond directly to memory addresses
  - Can avoid indexing complexity



#### **Example of Clearing with Array vs. Pointer**

```
clear1(int array[], int size) {
                                          clear2(int *array, int size) {
  int i;
                                            int *p;
  for (i = 0; i < size; i += 1)
                                            for (p = \&array[0]; p < \&array[size];
    array[i] = 0;
                                                 p = p + 1)
                                              *p = 0:
                                                                 Assign pointer p to the
                                                                 address of the first element
                                          }
      move t0,sero # i = 0
                                                 move t0,a0 # p = & array[0]
loop1: sll $t1,$t0,2  # $t1 = i * 4
                                          loop2: sw zero,0(t0) # Memory[p] = 0
       add t2,a0,t1 # t2 =
                                                 addi t0,t0,4 # p = p + 4
                                                 sll $t1, $a1, 2 # $t1 = size * 4
                        # &array[i]
       sw $zero, 0($t2) # array[i] = 0
                                                 add $t2, $a0, $t1 # $t2 =
       addi t0,t0,1 # i = i + 1
                                                          # address of array[size]
       slt $t3,$t0,$a1 # $t3 =
                                                 s1t $t3,$t0,$t2 # $t3 =
                        # (i < size)
                                                                 #(p<&array[size])
       bne $t3,$zero,loop1 # if (...)
                                                 bne $t3,$zero,loop2 # if (...)
                           # goto loop1
                                                                     # goto loop2
```

We assume that the two parameters array and size are found in the registers \$a0 and \$a1



#### Fast Version of clear2

```
clear2(int *array, int size) {
  int *p;
  for (p = \&array[0]; p < \&array[size];
       p = p + 1
    p = 0:
}
       move t0,a0 # p = & array[0]
loop2: sw zero,0(t0) \# Memory[p] = 0
       addi t0,t0,4 \# p = p + 4
       sll $t1, $a1, 2 # $t1 = size * 4
     add $t2, $a0,$t1 # $t2 =
                # address of array[size]
       s1t $t3,$t0,$t2 # $t3 =
Always the same
                       #(p<&array[size])
       bne $t3,$zero,loop2 # if (...)
                           # goto loop2
```

```
move $t0,$a0
sll $t1,$a1,2
add $t2,$a0,$t1
loop2: sw $zero,0($t0)
addi $t0,$t0,4
slt $t3,$t0,$t2
bne $t3,$zero,loop2
```



### **Comparing the Two Versions of Clear**

```
clear1(int array[], int size) {
                                        clear2(int *array, int size) {
 int i;
                                          int *p;
 for (i = 0; i < size; i += 1)
                                          for (p = \&array[0]; p < \&array[size];
   array[i] = 0;
                                               p = p + 1
                                            *p = 0:
      move $t0,$zero # i = 0
                                               move t0,a0 # p = & array[0]
loop1: sll $t1,$t0,2  # $t1 = i * 4
                                               s11 $t1,$a1,2 # $t1 = size * 4
      add $t2,$a0,$t1 # $t2 =
                                               add t2,a0,t1 # t2 =
                       # &array[i]
                                                                   &array[size]
      sw zero, 0(t2) # array[i] = 0
                                        loop2: sw zero_0(t0) # Memory[p] = 0
      addi $t0,$t0,1 # i = i + 1
                                               addi t0,t0,4 \# p = p + 4
      s1t $t3.$t0.$a1 # $t3 =
                                               s1t $t3.$t0.$t2 # $t3 =
                       # (i < size)
                                                               #(p<&array[size])
      bne $t3,$zero,loop1 # if (...)
                                               bne $t3,$zero,loop2 # if (...)
                          # goto loop1
                                                                   # goto loop2
```

- Array indices method must calculate the address of the new index "i"
- Pointer method increments the pointer "p" directly



# Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside loop
  - Part of index calculation for incremented i
  - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
  - Induction variable elimination
  - Better to make program clearer and safer



# **ARM & MIPS Similarities**

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

	ARM	MIPS
Date announced	1985	1985
Instruction size	32 bits	32 bits
Address space	32-bit flat	32-bit flat
Data alignment	Aligned	Aligned
Data addressing modes	9	3
Registers	15 × 32-bit	31 × 32-bit
Input/output	Memory mapped	Memory mapped




## Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
  - Negative, Zero, Carry, Overflow
  - Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
  - Top 4 bits of instruction word: condition value
  - Can avoid branches over single instructions



## Instruction Encoding





## **ARM v8 Instructions**

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
  - Changes from v7:
    - No conditional execution field
    - Immediate field is 12-bit constant
    - Dropped load/store multiple
    - PC is no longer a GPR
    - GPR set expanded to 32
    - Addressing modes work for all word sizes
    - Divide instruction
    - Branch if equal/branch if not equal instructions



## **RISC-V Instructions**

- Most similar to MIPS.
- An open architecture

#### Register-register

	31	25 24 2	20 19	15 14       12 11	7	6 0
RISC-V	funct7(7)	rs2(5)	rs1(5)	funct3(3)	rd(5)	opcode(7)
	31 26	25 21 2	20 16	15 11	l 10	6 5 0
MIPS	Op(6)	Rs1(5)	Rs2(5)	Rd(5)	Const(5)	Opx(6)

#### Load

	_31		20 19	9 15	14 12	11 7	6		0
RISC-V	immed	iate(12)		rs1(5)	funct3(3)	rd(5)		opcode(7)	
	31 26	25 21	20	16 15	5				0
MIPS	Op(6)	Rs1(5)		Rs2(5)		Const(16	6)		

#### **Store**

	31	25 24	20 19	15 14 12	11 7	6 0
RISC-V	immediate(7)	rs2(5)	rs1(5)	funct3(3)	immediate(5)	opcode(7)
	31 26	25 21	20 16	15		0
MIPS	Op(6)	Rs1(5)	Rs2(5)		Const(16	3)

#### **Branch**

	31	25 24	20 19	15 14 12	11 7	6 0
RISC-V	immediate(7)	rs2(5)	rs1(5)	funct3(3)	immediate(5)	opcode(7)
	31 26	25 21	20 16	15		0
MIPS	Op(6)	Rs1(5)	Opx/Rs2(5)		Const(16	3)



#### RISC-V assembly language

		RISC-V a	ssembly language	
Category	Instruction	Example	Meaning	Comments
	Add	add x5, x6, x7	x5 = x6 + x7	Three register operands; add
Arithmetic	Subtract	sub x5, x6, x7	x5 = x6 - x7	Three register operands; subtract
	Add immediate	addi x5, x6, 20	x5 = x6 + 20	Used to add constants
	Load doubleword	ld x5. 40(x6)	x5 = Memory[x6 + 40]	Doubleword from memory to register
	Store doubleword	sd x5, 40(x6)	Memory[x6 + 40] = x5	Doubleword from register to memory
	Load word	1w x5, 40(x6)	x5 = Memory[x6 + 40]	Word from memory to register
	Load word, unsigned	1wu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned word from memory to regist
	Store word	sw x5, 40(x6)	Memory[x6 + 40] = x5	Word from register to memory
	Load halfword	1h x5, 40(x6)	x5 = Memory[x6 + 40]	Halfword from memory to register
Data transfer	Load halfword, unsigned	1hu x5, 40(x6)	x5 = Memory[x6 + 40]	Unsigned halfword from memory to register
	Store halfword	sh x5. 40(x6)	Memory[x6 + 40] = x5	Halfword from register to memory
	Load byte	1b x5, 40(x6)	x5 = Memory[x6 + 40]	Byte from memory to register
	Load byte, unsigned	1bu x5. 40(x6)	x5 = Memory[x6 + 40]	Byte unsigned from memory to registe
	Store byte	sb x5, 40(x6)	Memory[x6 + 40] = x5	Byte from register to memory
	Load reserved	1r.d x5, (x6)	x5 = Memory[x6]	Load; 1st half of atomic swap
	Store conditional	sc.d x7. x5, (x6)	Memory[x6] = x5; $x7 = 0/1$	Store; 2nd half of atomic swap
	Load upper immediate	Tuf x5, 0x12345	x5 = 0x12345000	Loads 20-bit constant shifted left 12 bits
	And	and x5, x6, x7	x5 = x6 & x7	Three reg. operands; bit-by-bit AND
	Inclusive or	or x5, x6, x8	x5 = x6   x8	Three reg. operands; bit-by-bit OR
	Exclusive or	xor x5. x6. x9	x5 = x6 ^ x9	Three reg. operands; bit-by-bit XOR
Logical	And immediate	andi x5, x6, 20	x5 = x6 & 20	Bit-by-bit AND reg, with constant
	Inclusive or immediate	ori x5, x6, 20	x5 = x6   20	Bit-by-bit OR reg. with constant
	Exclusive or immediate	xori x5, x6, 20	x5 = x6 ^ 20	Bit-by-bit XOR reg. with constant
	Shift left logical	s11 x5. x6. x7	x5 = x6 << x7	Shift left by register
	Shift right logical	sr1 x5, x6, x7	x5 = x6 >> x7	Shift right by register
	Shift right arithmetic	sra x5. x6. x7	x5 = x6 >> x7	Arithmetic shift right by register
Shift	Shift left logical immediate	s111 x5, x6, 3	x5 = x6 << 3	Shift left by immediate
	Shift right logical immediate	srli x5, x6, 3	x5 = x6 >> 3	Shift right by immediate
	Shift right arithmetic immediate	sraf x5, x6, 3	x5 = x6 >> 3	Arithmetic shift right by immediate
	Branch if equal	beq x5, x6, 100	if (x5 == x6) go to PC+100	PC-relative branch if registers equal
	Branch if not equal	bne x5, x6, 100	if (x5 != x6) go to PC+100	PC-relative branch if registers not equ
	Branch if less than	blt x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less
Conditional	Branch if greater or equal	bge x5. x6. 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal
branch	Branch if less, unsigned	bltu x5, x6, 100	if (x5 < x6) go to PC+100	PC-relative branch if registers less, unsigned
	Branch if greater or equal, unsigned	bgeu x5, x6, 100	if (x5 >= x6) go to PC+100	PC-relative branch if registers greater or equal, unsigned
Unconditional	Jump and link	jal x1, 100	x1 = PC+4; go to PC+100	PC-relative procedure call
branch	Jump and link register	jalr x1, 100(x5)	x1 = PC+4; go to x5+100	Procedure return; indirect call



#### **Common Features between RISC-V and MIPS**

- All instructions are 32-bit wide for both architectures
- Both have 32 general-purpose registers
- The only way to access memory is via load and store instructions on both architectures
- There are no instructions that can load or store many registers in MIPS or RISC-V
- Both have instructions that branch if a register is equal to zero
   and branch if a register is not equal to zero
- Both sets of addressing modes work for all data sizes



### The Intel x86 ISA

- Evolution with backward compatibility
  - 8080 (1974): 8-bit microprocessor
    - Accumulator, plus 3 index-register pairs
  - 8086 (1978): 16-bit extension to 8080
    - Complex instruction set (CISC)
  - 8087 (1980): floating-point coprocessor
    - Adds FP instructions and register stack
  - 80286 (1982): 24-bit addresses, MMU
    - Segmented memory mapping and protection
  - 80386 (1985): 32-bit extension (now IA-32)
    - Additional addressing modes and operations
    - Paged memory mapping as well as segments



### The Intel x86 ISA

- Further evolution...
  - i486 (1989): pipelined, on-chip caches and FPU
    - Compatible competitors: AMD, Cyrix, ...
  - Pentium (1993): superscalar, 64-bit datapath
    - Later versions added MMX (Multi-Media eXtension) instructions
    - The infamous FDIV bug
  - Pentium Pro (1995), Pentium II (1997)
    - New microarchitecture (see Colwell, The Pentium Chronicles)
  - Pentium III (1999)
    - Added SSE (Streaming SIMD Extensions) and associated registers
  - Pentium 4 (2001)
    - New microarchitecture
    - Added SSE2 instructions




### The Intel x86 ISA

- And further...
  - AMD64 (2003): extended architecture to 64 bits
  - EM64T Extended Memory 64 Technology (2004)
    - AMD64 adopted by Intel (with refinements)
    - Added SSE3 instructions
  - Intel Core (2006)
    - Added SSE4 instructions, virtual machine support
  - AMD64 (announced 2007): SSE5 instructions
    - Intel declined to follow, instead...
  - Advanced Vector Extension (announced 2008)
    - Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
  - Technical elegance ≠ market success



## **Basic x86 Registers**





# **Basic x86 Addressing Modes**

#### Two operands per instruction


Source/dest operand	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate

#### Memory addressing modes

- Address in register
- Address = R<sub>base</sub> + displacement
- Address =  $R_{base}$  +  $2^{scale} \times R_{index}$  (scale = 0, 1, 2, or 3)
- Address = R<sub>base</sub> + 2<sup>scale</sup> × R<sub>index</sub> + displacement



# **x86 Instruction Encoding**



- Variable length encoding
  - Postfix bytes specify addressing mode
  - Prefix bytes modify operation
    - Operand length, repetition, locking, ...



# Implementing IA-32

- Complex instruction set makes implementation difficult
  - Hardware translates instructions to simpler microoperations
    - Simple instructions: 1–1
    - Complex instructions: 1—many
  - Microengine similar to RISC
  - Market share makes this economically viable
- Comparable performance to RISC
  - Compilers avoid complex instructions



## **ARM v8 Instructions**

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
  - Changes from v7:
    - No conditional execution field
    - Immediate field is 12-bit constant
    - Dropped load/store multiple
    - PC is no longer a GPR
    - GPR set expanded to 32
    - Addressing modes work for all word sizes
    - Divide instruction
    - Branch if equal/branch if not equal instructions




## **Fallacies**

- Powerful instruction ⇒ higher performance
  - Fewer instructions required
  - But complex instructions are hard to implement
    - May slow down all instructions, including simple ones
  - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
  - But modern compilers are better at dealing with modern processors
  - More lines of code ⇒ more errors and less productivity



### **Fallacies**

- Backward compatibility ⇒ instruction set doesn't change
  - But they do accrete more instructions





# **Concluding Remarks**

- Design principles
  - 1. Simplicity favors regularity
  - 2. Smaller is faster
  - 3. Make the common case fast
  - 4. Good design demands good compromises
- Layers of software/hardware
  - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
  - c.f. x86



# **Concluding Remarks**

- Measure MIPS instruction executions in benchmark programs
  - Consider making the common case fast
  - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%

