

1.5

a.

performance of P1 (instructions/sec) = $3.0 \times 10^9 / 1.5 = 2 \times 10^9$

performance of P2 (instructions/sec) = $2.5 \times 10^9 / 1.0 = 2.5 \times 10^9$

performance of P3 (instructions/sec) = $4.0 \times 10^9 / 2.2 = 1.8 \times 10^9$

b.

cycles of P1 = $10 \times 3.0 \times 10^9 = 30 \times 10^9$

cycles of P2 = $10 \times 2.5 \times 10^9 = 25 \times 10^9$

cycles of P3 = $10 \times 4.0 \times 10^9 = 40 \times 10^9$

No. instructions of P1 = $30 \times 10^9 / 1.5 = 20 \times 10^9$

No. instructions of P2 = $25 \times 10^9 / 1.0 = 25 \times 10^9$

No. instructions of P3 = $40 \times 10^9 / 2.2 = 18.18 \times 10^9$

c.

$CPI_{new} = CPI_{old} \times 1.2$, then CPI of P1 = 1.8, CPI of P2 = 1.2, CPI of P3 = 2.6.

$f = \text{No. instr.} \times \text{CPI} / \text{time}$, then

f of P1 = $20 \times 10^9 \times 1.8 / 7 = 5.14 \text{GHz}$

f of P2 = $25 \times 10^9 \times 1.2 / 7 = 4.28 \text{GHz}$

f of P3 = $18.18 \times 10^9 \times 2.6 / 7 = 6.75 \text{GHz}$

1.8

1.8.1.

dynamic power = $\frac{1}{2} \times C \times V^2 \times F$, then $C = \frac{2 \times DP}{V^2 \times F}$

Pentium 4: $C = 3.2 \times 10^{-8} \text{F}$

Core i5: $C = 2.9 \times 10^{-8} \text{F}$

1.8.2

Percentage of static power

Pentium 4: $10/100 = 10\%$

Core i5: $30/70 = 42.9\%$

Ratio of static to dynamic

Pentium 4: $10/90 = 0.11$

Core i5: $30/40 = 0.75$

1.8.3

$P = \text{dynamic power (DP)} + \text{static power (S)}$

Pentium 4:

Static power (S) = $V \times I$, then $I = 10/1.25 = 8 \text{A}$

$\frac{P_{new}}{P_{old}} = \frac{8 \times V_{new} + \frac{1}{2} \times C \times V_{new}^2 \times 3.6 \times 10^9}{100} = 0.9$, then $V_{new} = 1.18 \text{V}$

Core i5:

Static power (S) = $V \times I$, then $I = 30/0.9 = 33.3 \text{A}$

$$\frac{P_{new}}{P_{old}} = \frac{33.3 \times V_{new} + \frac{1}{2} \times C \times V_{new}^2 \times 3.4 \times 10^9}{70} = 0.9, \text{ then } V_{new} = 0.84V$$

1.9

	Arithmetic	Load / Store	Branch
CPI	1	12	5
1 processor	2560M	1280M	256M
2 processors	1830M	914M	256M
4 processors	914M	457M	256M
8 processors	457M	229M	256M

1.9.1

1 processor

Execution time

$$\frac{2560M * 1 + 1280M * 12 + 256M * 5}{2 * 10^9} = 9.6 \text{ (sec)}$$

2 processor

Execution time

$$\frac{1830M * 1 + 914M * 12 + 256M * 5}{2 * 10^9} = 7.04 \text{ (sec)}$$

Speedup

$$\frac{9.6}{7.04} = 1.36$$

4 processor

Execution time

$$\frac{914M * 1 + 457M * 12 + 256M * 5}{2 * 10^9} = 3.84 \text{ (sec)}$$

Speedup

$$\frac{9.6}{3.84} = 2.5$$

8 processor

Execution time

$$\frac{457M * 1 + 229M * 12 + 256M * 5}{2 * 10^9} = 2.23 \text{ (sec)}$$

Speedup

$$\frac{9.6}{2.23} = 4.3$$

1.9.2

1 processor

Execution time

$$\frac{2560M * 2 + 1280M * 12 + 256M * 5}{2 * 10^9} = 10.88 \text{ (sec)}$$

2 processor

Execution time

$$\frac{1830M * 2 + 914M * 12 + 256M * 5}{2 * 10^9} = 7.954 \text{ (sec)}$$

4 processor

Execution time

$$\frac{914M * 2 + 457M * 12 + 256M * 5}{2 * 10^9} = 4.296 \text{ (sec)}$$

8 processor

Execution time

$$\frac{457M * 2 + 229M * 12 + 256M * 5}{2 * 10^9} = 2.471 \text{ (sec)}$$

1.9.3

$$\frac{2560M * 1 + 1280M * CPI + 256M * 5}{2 * 10^9} = 3.84 \text{ (sec)}$$

$$CPI = 3$$

1.11.1

CPI = clock rate × CPU time/instr. count

clock rate = 1/cycle time = 3 GHz

CPI(bzip2) = $3 \times 10^9 \times 750 / (2389 \times 10^9) = 0.94$

1.11.2

SPEC ratio = ref. time/execution time

SPEC ratio(bzip2) = $9650/750 = 12.86$

1.11.3

CPU time = No. instr. × CPI/clock rate

If CPI and clock rate do not change, the CPU time increase is equal to the increase in the number of instructions, that is 10%.

1.11.4

CPU time(before) = No. instr. × CPI/clock rate

CPU time(after) = 1.1 × No. instr. × 1.05 × CPI/clock rate

CPU time(after)/CPU time(before) = 1.1 × 1.05 = 1.155. Thus, CPU time is increased by 15.5%.

1.11.5

SPECratio = reference time/CPU time

SPECratio(after)/SPECratio(before) = CPU time(before)/CPU time(after) = 1/1.1555 = 0.86. The SPECratio is decreased by 14%.

1.11.6

CPI = (CPU time × clock rate)/No. instr.

CPI = $700 \times 4 \times 10^9 / (0.85 \times 2389 \times 10^9) = 1.37$

1.11.7

Clock rate ratio = 4 GHz/3 GHz = 1.33

CPI @ 4 GHz = 1.37, CPI @ 3 GHz = 0.94, ratio = 1.45

They are different because, although the number of instructions has been reduced by 15%, the CPU time has been reduced by a lower percentage.

1.11.8

700/750 = 0.933. CPU time reduction: 6.7%

1.11.9

No. instr. = CPU time × clock rate/CPI

No. instr. = $960 \times 0.9 \times 4 \times 10^9 / 1.61 = 2146 \times 10^9$

1.11.10

Clock rate = No. instr. × CPI/CPU time.

Clock rate new = No. instr. × CPI/0.9 × CPU time = 1/0.9 clock rate old = 3.33 GHz

1.11.11

Clock rate = No. instr. × CPI/CPU time.

Clock rate new = No. instr. × 0.85 × CPI/0.80 CPU time = 0.85/0.80, clock rate old = 3.18 GHz

1.13

1.13.1 $T_{fp} = 70 \times 0.8 = 56$ s. $T_{new} = 56 + 85 + 55 + 40 = 236$ s.

Reduction = $1 - 236/250 = 5.6\%$

1.13.2 $T_{new} = 250 \times 0.8 = 200$ s, $T_{fp} + T_{l/s} + T_{branch} = 85 + 70 + 40 = 195$ s, $T_{int} = 55$ s → 5s. Reduction time INT = $1 - 5/55 = 90.9\%$

1.13.3 $T_{new} = 250 \times 0.8 = 200$ s, $T_{fp} + T_{int} + T_{l/s} = 210$ s. NO

1.14

1.14.1 Clock cycles = $CPI_{fp} \times \text{No. FP instr.} + CPI_{int} \times \text{No. INT instr.} + CPI_{l/s} \times \text{No. L/S instr.} + CPI_{branch} \times \text{No. branch instr.}$

$T_{CPU} = \text{clock cycles}/\text{clock rate} = \text{clock cycles}/2 \times 10^9$

clock cycles = 512×10^6

$T_{CPU} = 0.256$ s

To have the number of clock cycles by improving the CPI of FP instructions:

$$CPI_{\text{improved fp}} \times \text{No. FP instr.} + CPI_{\text{int}} \times \text{No. INT instr.} + CPI_{\text{l/s}} \times \text{No. L/S instr.} + CPI_{\text{branch}} \times \text{No. branch instr.} = \text{clock cycles}/2$$

$$CPI_{\text{improved fp}} = (256 - 462)/50 < 0 \Rightarrow \text{not possible}$$

1.14.2 Using the clock cycle data from 1.14.1.

To have the number of clock cycles improving the CPI of L/S

$$CPI_{\text{fp}} \times \text{No. FP instr.} + CPI_{\text{int}} \times \text{No. INT instr.} + CPI_{\text{improved l/s}} \times \text{No. L/S instr.} + CPI_{\text{branch}} \times \text{No. branch instr.} = \text{clock cycles}/2$$

$$CPI_{\text{improved l/s}} = (256 - 192)/80 = 0.8$$

$$1.14.3 \quad CPI_{\text{int}} = 0.6 \times 1 = 0.6; \quad CPI_{\text{fp}} = 0.6 \times 1 = 0.6; \quad CPI_{\text{l/s}} = 0.7 \times 4 = 2.8;$$

$$CPI_{\text{branch}} = 0.7 \times 2 = 1.4$$

$$T_{\text{CPU}} (\text{before improv.}) = 0.256 \text{ s}; \quad T_{\text{CPU}} (\text{after improv.}) = 0.171 \text{ s}$$

1.15

process ors	exec time/processor	time w/ overhead	speedu p	actual/idea l
1	100			
2	50	54	1.85	92.6%
4	25	29	3.45	86.2%
8	12.5	16.5	6.06	75.8%
16	6.25	10.25	9.76	61.0%
32	3.125	7.125	14.04	43.9%
64	1.5625	5.5625	17.98	28.1%
128	0.78125	4.78125	20.92	16.3%