

## Instruction Set

The repertoire of instructions of a computer Different computers have different instruction sets

- But with many aspects in common

Early computers had very simple instruction sets

- Simplified implementation

Many modern computers also have simple instruction sets

- All have a common goal: to find a language that makes it easy to build the hardware

ICU

## Instruction Set Architecture, ISA

A specification of a standardized programmer-visible interface to hardware, comprises of:

- A set of instructions
- instruction types
- with associated argument fields, assembly syntax, and machine encoding.
- A set of named storage locations
- registers
- memory
- A set of addressing modes (ways to name locations)
- Often an I/O interface
- memory-mapped

High level language code: C, C++, Java, Fortan,
Assembly language code: architecture specific statements
, assembler
Machine language code: architecture specific bit patterns software

## Instruction Set Architecture

## ISA Design Issue

- Where are operands stored?
- How many explicit operands are there?
- How is the operand location specified?
- What type \& size of operands are supported?
- What operations are supported?

Before answering these questions, let's consider more about

- Memory addressing
- Data operand
- Operations


## Memory Addressing

Most CPUs are byte-addressable and provide access for

- Byte (8-bit)
- Half word (16-bit)
- Word (32-bit)
- Double words (64-bit)
- How memory addresses are interpreted and how they are specified?
- Little Endian or Big Endian
- for ordering the bytes within a larger object within memory
- Alignment or misaligned memory access
- for accessing to an abject larger than a byte from memory
- Addressing modes
= for specifying constants, registers, and locations in memory


## Byte-Order ("Endianness")

## Little Endian

- The byte order put the byte whose address is "xx...x000" at the least-significant position in the double word
- E.g. Intel, DEC, ...
- The bytes are numbered as

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $M S B$ |  |  |  |  |  |  | LSB |

## Big Endian

- The byte order put the byte whose address is "xx...x000" at the most-significant position in the double word
- E.g. MIPS, IBM, Motorolla, Sun, HP, ...
- The byte address are numbered as

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $M S B$ |  |  |  |  |  | LSB |  |

## Little or Big Endian?

- No absolute advantage for one over the other, but

Byte order is a problem when exchanging data among computers

- Example
- In C, int num $=0 \times 12345678$; // a 32-bit word,
- how is num stored in memory?

|  | $"$ |  |  |
| :---: | :---: | :---: | :---: |
| $4 n+3$ | 78 | $4 n+3$ | 12 |
| $4 n+2$ | 56 | $4 n+2$ | 34 |
| $4 n+1$ | 34 | $4 n+1$ | 56 |
| $4 n+0$ | 12 | $4 n+0$ | 78 |
|  | $\cdot$ |  | $\cdot$ |
|  | . |  |  |
|  | Big Endian |  | Little Endian |

## Data Alignment

The memory is typically aligned on a word or doubleword boundary.

- An access to object of size $S$ bytes at byte address $A$ is called aligned if $A \bmod S=0$
- Access to an unaligned operand may require more memory accesses !!

Mis-aligned word reference


To Processor

## Remarks

## Unrestricted Alignment

- Software is simple
- Hardware must detect misalignment and make more memory accesses
- Expensive logic to perform detection
- Can slow down all references
- Sometimes required for backwards compatibility
- Restricted Alignment
- Software must guarantee alignment
- Hardware detects misalignment access and traps
- No extra time is spent when data is aligned
- Since we want to make the common case fast, having restricted alignment is often a better choice, unless compatibility is an issue.


## Summary: Endians \& Alignment



## Addressing Mode?

- It answers the question:
- Where can operands/results be located?
- Recall that we have two types of storage in computer : registers and memory
- A single operand can come from either a register or a memory location
- Addressing modes offer various ways of specifying the specific location


## Addressing Modes Visualization (1)


all your base are belong to us

## Addressing Modes Visualization (2)



Memory


Scaled (r1)[r2]


Example row size $=8$ locations


## Addressing Mode Example

## Addressing Mode

1. Register direct
2. Immediate
3. Register indirect
4. Displacement
5. Indexed
6. Direct
7. Memory Indirect
8. Auto-increment
9. Auto-decrement
10. Scaled

## Example

Add R1, R2, R3
Add R1, R2, \#3
Add R1, R2, (R3)
LD R1, $100(\mathrm{R} 2)$
LD R1, (R2 + R3)
LD R1, (1000)
Add R1, R2, @(R3)
LD R1, (R2) +

LD R1, (R2) -

LD R1, $100(\mathrm{R} 2)$ [R3]

Action
R1 <- R2 + R3
R1 <- R2 + 3
R1 <- R2 + M[R3]
R1 <- M[100 + R2]
R1 <- M[R2 + R3]
R1 <- M[1000]
R1 <- R2 + M[M[R3]]
R1 <- M[R2]
R2 <- R2 + d
R1 <- M[R2]
R2 <- R2 - d
R1 <- M[100+R2+R3*d]

R: Register, M: Memory

## How Many Addressing Mode?

A Tradeoff: complexity vs. instruction count

- Should we add more modes?
- Depends on the application class
- Special addressing modes for DSP/GPU processors
- Modulo or circular addressing
- Bit reverse addressing
- Stride, gather/scatter addressing
- Need to support at least three types of addressing mode
- Displacement, immediate, and register indirect
- They represent 75\% -- 99\% of the addressing modes in benchmarks
- The size of the address for displacement mode to be at least $12-16$ bits ( $75 \%$ - 99\%)
- The size of immediate field to be at least $8-16$ bits ( $50 \%-80 \%$ )
- DSPs rely on hand-coded libraries to exercise novel addressing modes


## The MIPS Instruction Set

Used as the example throughout the book Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
Large share of embedded core market

- Applications in consumer electronics, network/storage equipment, cameras, printers, ...
Typical of many modern ISAs
- See MIPS Reference Data tear-out card, and Appendixes B and E


## Arithmetic Operations

Add/subtract, 3-operand instruction

- Two sources and one destination add $\mathrm{a}, \mathrm{b}, \mathrm{c} \# \mathrm{a}=\mathrm{b}+\mathrm{c}$
- The words to the right of the sharp symbol (\#) are comments for the human reader

All arithmetic operations have this form

- Design Principle 1: Simplicity favors regularity
- Regularity makes implementation simpler
- Simplicity enables higher performance at lower cost

ICU

## Arithmetic Example

C code:
f = ( $\mathrm{g}+\mathrm{h}$ ) - (i + j );
Compiled MIPS code:

- break a C statement into several assembly instructions
- introduce temporary variables
add to, $\mathrm{g}, \mathrm{h} \quad \#$ temp $\mathrm{t0}=\mathrm{g}+\mathrm{h}$
add t1, i, j \# temp t1 $=\mathbf{i}+j$
sub $\mathbf{f}, \mathrm{t} 0, \mathrm{t} 1 \mathrm{\#} \mathrm{f}=\mathrm{t} 0$ - t 1


## Register Operands

Arithmetic instructions use register operands

- Registers are primitives used in hardware design that are also visible to the programmer
MIPS has a $32 \times 32$-bit register file
- Use for frequently accessed data
- Numbered 0 to 31
- 32-bit data called a "word"

Assembler names

- \$t0, \$t1, ..., \$t9 for temporary values
- \$s0, \$s1, ... \$s7 for saved variables

Design Principle 2: Smaller is faster

- c.f. main memory: millions of locations


## Register Operand Example

## C code:

$f=(g+h)-(i+j) ;$

- $f, \ldots, j$ in $\$ \mathrm{~s} 0, \ldots, \$ \mathrm{~s} 4$

Compiled MIPS code:
add \$t0, \$s1, \$s2
add \$t1, \$s3, \$s4
sub \$s0, \$t0, \$t1

## Memory Operands

Main memory used for composite data

- Arrays, structures, dynamic data
- To apply arithmetic operations
- Load values from memory into registers
- Store result from register to memory
- Memory is byte addressed
- Each address identifies an 8-bit byte
- Words are aligned in memory
- Address must be a multiple of 4
- MIPS is Big Endian
- Most-significant byte at least address of a word
- c.f. Little Endian: least-significant byte at least address


## Memory Operand Example 1

C code:
$\mathrm{g}=\mathrm{h}+\mathrm{A}[8]$;

- g in $\$ \mathrm{~s} 1, \mathrm{~h}$ in $\$ \mathrm{~s} 2$, base address of A in $\$ \mathrm{~s} 3$

Compiled MIPS code:

- Index 8 requires offset of 32

4 bytes per word
lw \$t0, 32 (\$s3) \# load word


## Memory Operand Example 2

C code:
A[12] = h + A[8];

- h in $\$ \mathrm{~s} 2$, base address of A in $\$ \mathrm{~s} 3$

Compiled MIPS code:

- Index 8 requires offset of 32
lw \$t0, 32 (\$s3) \# load word
add \$t0, \$s2, \$t0
sw \$t0, 48 (\$s3) \# store word


## Registers vs. Memory

Registers are faster to access than memory
Operating on memory data requires loads and stores

- More instructions to be executed
- Compiler must use registers for variables as much as possible
- Only spill to memory for less frequently used variables
- Register optimization is important!


## Immediate Operands

Constant data specified in an instruction addi \$s3, \$s3, 4

No subtract immediate instruction

- Just use a negative constant: addi \$s2, \$s1, -1

Design Principle 3: Make the common case fast

- Small constants are common
- Immediate operand avoids a load instruction


## The Constant Zero

MIPS register 0 (\$zero) is the constant 0

- Cannot be overwritten

Useful for common operations

- E.g., move between registers add \$t2, \$s1, \$zero


## MIPS Registers

- 32 32-bit Registers with R0:=0
- These registers are general purpose, any one can be used as an operand/result of an operation
- But making different pieces of software work together is easier if certain conventions are followed concerning which registers are to be used for what purposes.
- Reserved registers: R1, R26, R27
- R1 for assembler, R26-27 for OS
- Special usage:
- R28: pointer register
- R29: stack pointer
- R30: frame pointer
- R31: return address


## Policy of Use Conventions

| Name | Register num ber | Usage |
| :--- | :---: | :--- |
| \$zero | 0 | the constant value 0 |
| \$v0-\$v1 | $2-3$ | values for results and expression evaluation |
| \$a0-\$a3 | $4-7$ | arguments |
| \$t0-\$t7 | $8-15$ | temporaries |
| \$s0-\$s7 | $16-23$ | saved |
| \$t8-\$t9 | $24-25$ | more temporaries |
| $\$ g p$ | 28 | global pointer |
| $\$$ sp | 29 | stack pointer |
| $\$$ fp | 30 | frame pointer |
| $\$$ ra | 31 | return address |

Register 1 ( $\$ \mathrm{at}$ ) reserved for assembler, 26-27 for operating system
These conventions are usually suggested by the vendor and supported by the compilers

## Binary Representation of Integers

Number can be represented in any base
Hexadecimal/Binary/Decimal representations

$$
\mathrm{ACE} 7_{\mathrm{hex}}=1010 \quad 1100 \quad 1110 \quad 0111_{\mathrm{bin}}=44263_{\mathrm{dec}}
$$

- most significant bit, MSB, usually the leftmost bit
- least significant bit, LSB, usually the rightmost bit

Ideally, we can represent any integer if the bit width is unlimited

- Practically, the bit width is limited and finite...
- for a 8-bit byte $\boldsymbol{\rightarrow}$ 0~255 ( $0 \sim 2^{8}-1$ )
- for a 16-bit halfword $\rightarrow 0 \sim 65,535\left(0 \sim 2^{16}-1\right)$
- for a 32-bit word $\rightarrow 0 \sim 4,294,967,295\left(0 \sim 2^{32}-1\right)$
lins: Of ElECTRONICS


## Unsigned Binary Integers

Given an n-bit number

$$
x=x_{n-1} 2^{n-1}+x_{n-2} 2^{n-2}+\cdots+x_{1} 2^{1}+x_{0} 2^{0}
$$

- Range: 0 to $+2^{n}-1$


## Example

- $00000000000000000000000000001011_{2}$

$$
\begin{aligned}
& =0+\ldots+1 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+1 \times 2^{0} \\
& =0+\ldots+8+0+2+1=11_{10}
\end{aligned}
$$

Using 32 bits

- 0 to $+4,294,967,295$


## Signed Number

Unsigned number is mandatory

- Eg. Memory access, PC, SP, RA
- Sometimes, negative integers are required in arithmetic operation
- a representation that can present both positive and negative integers is demanded

3 well-known methods for signed integers

- Sign and Magnitude
- 1's complement
- 2's complement


## Sign and Magnitude

Use the MSB as the sign bit

- 0 for positive and 1 for negative
- If the bit width is n
- range $\rightarrow-\left(2^{n-1}-1\right) \sim 2^{n-1}-1 ; 2^{n}-1$ different numbers
- e.g., for a byte $\rightarrow-127 \sim 127$
- Examples
- 00000110
$\rightarrow+6$
- 10000111
$\rightarrow-7$
- Shortcomings
- 2 0's; positive 0 and negative 0; 00000000 and 10000000
- relatively complicated HW design (e.g., adder)


## 1's Complement

## +7 $\boldsymbol{\rightarrow} 00000111$

$-7 \rightarrow 11111000$ (bit inverting)

- If the bit width is n
- range $\rightarrow-\left(2^{n-1}-1\right) \sim 2^{n-1}-1 ; 2^{n}-1$ different numbers
- e.g., for a byte $\rightarrow-127 \sim 127$
- The MSB implicitly serves as the sign bit
- except for -0
- Shortcomings
- 2 0's; positive 0 and negative 0; 00000000 and 11111111
- relatively complicated HW design (e.g., adder)


## 2's Complement

$+7 \boldsymbol{\rightarrow} 00000111$
$-7 \boldsymbol{\rightarrow} 11111001$ (bit inverting first then add 1)

- The MSB implicitly serves as the sign bit
- 2's complement of $10000000 \rightarrow 10000000$
- this number is defined as -128
- If the bit width is n
- range $\rightarrow-\mathbf{2}^{\mathrm{n}-1} \sim 2^{\mathrm{n}-1}-1 ; 2^{\text {n }}$ different numbers
- e.g., for a byte $\boldsymbol{\rightarrow - 1 2 8} \sim 127$
- Relatively easy hardware design
- Virtually, all computers use 2's complement representation


## 2's-Complement Signed Integers

## Given an n-bit number

$$
x=-x_{n-1} 2^{n-1}+x_{n-2} 2^{n-2}+\cdots+x_{1} 2^{1}+x_{0} 2^{0}
$$

- Range: $-2^{n-1} \sim+2^{n-1}-1$
- Example
- $11111111111111111111111111111100_{2}$

$$
\begin{aligned}
& =-1 \times 2^{31}+1 \times 2^{30}+\ldots+1 \times 2^{2}+0 \times 2^{1}+0 \times 2^{0} \\
& =-2,147,483,648+2,147,483,644=-4_{10}
\end{aligned}
$$

Using 32 bits

- $-2,147,483,648 \sim+2,147,483,647$


## 2's-Complement Signed Integers

Bit 31 is sign bit

- 1 for negative numbers
- 0 for non-negative numbers
$-\left(-2^{n-1}\right)$ can't be represented
- Non-negative numbers have the same unsigned and 2'scomplement representation
- Some specific numbers
- 0: 00000000 ... 0000
- -1: 11111111 ... 1111
- Most-negative: 10000000 ... 0000
- Most-positive: 01111111 ... 1111

Chapter 2 - Instructions: Language of the Computer - 36

## Signed Negation

Complement and add 1

- Complement means $1 \rightarrow 0,0 \rightarrow 1$

$$
\begin{aligned}
& x+\bar{x}=1111 \ldots 111_{2}=-1 \\
& \bar{x}+1=-x
\end{aligned}
$$

Example: negate +2

- $+2=00000000 \ldots 0010_{2}$
- $-2=11111111 \ldots 1101_{2}+1$
$=11111111 \ldots 1110_{2}$


## Sign Extension

Representing a number using more bits

- Preserve the numeric value

In MIPS instruction set

- addi: extend immediate value
- 1b, 1h: extend loaded byte/halfword
- beq, bne: extend the displacement
- Replicate the sign bit to the left
- c.f. unsigned values: extend with 0s

Examples: 8-bit to 16-bit

- +2: $00000010=>0000000000000010$
- -2: 11111110 => 1111111111111110


## Ibu vs lb

We want to load a BYTE into \$s3 from the address 2000
After the load, what is the value of $\$ \mathrm{~s} 3$ ?

- A1: 00000000000000000000000011111111 (255)?
- A2: 11111111111111111111111111111111 (-1) ?

Signed (A2) $\quad \rightarrow$ lb $\$ \mathrm{~s} 3,0(\$ \mathrm{~s} 0)$

- Unsigned (A1) $\rightarrow$ lbu $\$ \mathrm{~s} 3,0(\$ \mathrm{~s} 0){ }_{2000}^{1999}$
$2000 \quad 11111111$ 2001

11111111

11111111
11111111
Assume
$\$ \mathrm{~s} 0=2000$

## Representing Instructions

Instructions are encoded in binary

- Called machine code

MIPS instructions

- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!

Register numbers (5-bit representation)

- \$t0 - \$t7 are reg's 8 - 15
- \$t8 - \$t9 are reg's 24-25
- \$s0 - \$s7 are reg's 16 - 23


## Stored Program Computers



Memory
Accounting program (machine code)

Editor program
(machine code)
C compiler
(machine code)

Payroll data

Book text

Source code in C
for editor program

Instructions represented in binary, just like data Instructions and data stored in memory
Programs can operate on programs

- e.g., compilers, linkers, ... Binary compatibility allows compiled programs to work on different computers
- Standardized ISAs


## MIPS R-format Instructions

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)


## R-format Example

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| special | $\$ s 1$ | $\$ s 2$ | $\$ t 0$ | 0 | add |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 0 | 17 | 18 | 8 | 0 | 32 |


| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

$00000010001100100100000000100000_{2}=02324020_{16}$

Chapter 2 - Instructions: Language of the Computer - 43

## Hexadecimal

## Base 16

- Compact representation of bit strings
- 4 bits per hex digit

| 0 | 0000 | 4 | 0100 | 8 | 1000 | c | 1100 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0001 | 5 | 0101 | 9 | 1001 | d | 1101 |
| 2 | 0010 | 6 | 0110 | a | 1010 | e | 1110 |
| 3 | 0011 | 7 | 0111 | b | 1011 | f | 1111 |

Example: eca8 6420

- 11101100101010000110010000100000


## MIPS I-format Instructions

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

Immediate arithmetic and load/store instructions

- rt: destination or source register number
- Constant: $-2^{15}$ to $+2^{15}-1$
- Address: offset added to base address in rs

Design Principle 4: Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible


## Concluding Remarks

| Instruction | Format | op | rs | rt | rd | shamt | funct | address |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| add | $R$ | 0 | reg | reg | reg | 0 | $32_{\text {ten }}$ | n.a. |
| sub (subtract) | $R$ | 0 | reg | reg | reg | 0 | $34_{\text {ten }}$ | n.a. |
| add immediate | I | $8_{\text {ten }}$ | reg | reg | n.a. | n.a. | n.a. | constant |
| TW (load word) | I | $35_{\text {ten }}$ | reg | reg | n.a. | n.a. | n.a. | address |
| sw (store word) | I | $43_{\text {ten }}$ | reg | reg | n.a. | n.a. | n.a. | address |

- reg: means a register number between 0 and 31
- address/constant: means a 16-bit address/constant
- n.a.: means not applicable
- All the $R$-format instructions have the same value in the op-field. The hardware uses the funct-field to decide the variant of the R-type operation
- R-type and I-type instructions have similar formats with the same length


## Translating MIPS Assembly Language into Machine Language

$\mathrm{A}[300]=\mathrm{h}+\mathrm{A}[300]$;

- h in $\$$ s2, base address of A in $\$ \mathrm{t} 1$

Compiled MIPS code:
1w \$t0, 1200 (\$t1)
add \$t0, \$s2, \$t0
sw \$t0, 1200 (\$t1)

| Op | rs | rt | rd | address/ shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 35 | 9 | 8 | 1200 |  |  |
| 0 | 18 | 8 | 8 | 0 | 32 |
| 43 | 9 | 8 | 1200 |  |  |


| 100011 | 01001 | 01000 | 0000010010110000 |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 000000 | 10010 | 01000 | 01000 | 00000 | 100000 |
| 101011 | 01001 | 01000 | 0000010010110000 |  |  |

## Logical Operations

Instructions for bitwise manipulation

| Operation | C | Java | MIPS |
| :---: | :---: | :---: | :---: |
| Shift left | $\ll$ | $\ll$ | s11 |
| Shift right | $\gg$ | $\ggg$ | srl |
| Bitwise AND | $\&$ | $\&$ | and, andi |
| Bitwise OR | । | । | or, ori |
| Bitwise NOT | $\sim$ | $\sim$ | nor |

## Useful for extracting and inserting groups of bits in a word

IISS: Of ELECTROMICS
ICII

## Shift Operations

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

shamt: how many positions to shift Shift left logical

- Shift left and fill with 0 bits
- s 11 by $i$ bits multiplies by $2^{i}$
s 11 \$t2, \$s0, $4 \quad \# \$ \mathrm{t} 2=\$ \mathrm{sO} \ll 4$ bits
- Shift right logical
- Shift right and fill with 0 bits
- sr1 by $i$ bits divides by $2^{i}$ (unsigned only)


## AND Operations

Useful to mask bits in a word

- Select some bits, clear others to 0 and \$t0, \$t1, \$t2

IIISI: Of ELECTROMICS
|CII

## OR Operations

Useful to include bits in a word

- Set some bits to 1, leave others unchanged or \$t0, \$t1, \$t2

```
$t2 00000000000000000000110111000000
$t1 00000000000000000011110000000000
$t0 00000000000000000011110111000000
```

IIISI: Of ELECTROMICS

## NOT Operations

Useful to invert bits in a word

- Change 0 to 1 , and 1 to 0

In keeping with the 3-operand format, MIPS uses the NOR instruction instead of the NOT instruction - a NOR b == NOT ( a OR b )
nor \$t0, \$t1, \$t3
\# \$t0 = ~ (\$t1 | \$t3)
nor \$t0, \$t1, \$zero

Register 0: always read as zero

```
$t1 00000000000000000011110000000000
```

\$t0 11111111111111111100001111111111

## Program Flow Control

Decision making instructions

- alter the control flow, i.e., change the "next" instruction to be executed
- Branch classifications
- Unconditional branch
- Always jump to the desired (specified) address
- Conditional branch
- Only jump to the desired (specified) address if the condition is true; otherwise, continue to execute the next instruction
- Destination addresses can be specified in the same way as other operands (combination of register, immediate constant, and memory location), depending on what addressing modes are supported in the ISA


## MIPS Branch Operations

Conditional branches

- beq rs, rt, L1
if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
- if (rs != rt) branch to instruction labeled L1;

Unconditional branches

- j L1
unconditional jump to instruction labeled L1
- jal L1

Jump and link

- jr \$ra

Jump register

## Compiling If Statements

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, h, i, j... in \$s0, \$s1, ..., \$s4

Compiled MIPS code:

bne \$s3, \$s4, Else
add \$s0, \$s1, \$s2
j Exit

Else: sub \$s0, \$s1, \$s2
Exit:
Assembler calculates addresses

## Compiling Loop Statements

C code:
while (save[i] == k) i += 1;

- i in \$s3, k in \$s5, address of save in \$s6

Compiled MIPS code:


## Basic Blocks

A basic block is a sequence of instructions with

- No embedded branches (except at end)
- No branch targets (except at beginning)


A compiler identifies basic blocks for optimization
An advanced processor can accelerate execution of basic blocks

## More Conditional Operations

- Set result to 1 if a condition is true; Otherwise, set to 0
= slt rd, rs, rt
- if (rs < rt) rd = 1; else rd=0;
= slti rt, rs, constant
- if (rs < constant) rt = 1; else rt = 0;
= Use in combination with beq, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L
```

MIPS compiler uses the slt, beq, bne, \$zero to create $=, \neq,<, \leq,>. \geq$

## Branch Instruction Design

beq and bne are the common case
Why not b7t, bge, etc?
Hardware for $<, \geq, \ldots$ slower than $=, \neq$

- Combining with branch involves more work per instruction, requiring a slower clock
- All instructions penalized!
- MIPS compiler uses the slt, beq, bne, \$zero to create $=, \neq,<, \leq,>. \geq$ is a good design compromise


## Branches on LT/LE/GT/GE

- How to implement an equivalent blt \$s0, \$s1, L1?

```
slt $t0, $s0, $s1
bne $t0, $zero, L1 # $zero is always 0
```

- bge \$s0, \$s1, L1?

```
slt $t0, $s0, $s1
beq $t0, $zero, L1
```

bgt \$s0, \$s1, L1?
slt $\$ \mathrm{t} 0, \mathrm{~s} 1, \$ \mathrm{~s} 0$
bne \$t0, \$zero, L1

Try ble yourself !!

## Signed vs. Unsigned Comparison

Signed comparison: slt, slti
Unsigned comparison: sltu, sltui
Example

- \$ SO = 11111111111111111111111111111111
- \$s1 = 00000000000000000000000000000001
- slt $\$ t 0, \$ s 0, \$ s 1$ \# signed

$$
-1<+1 \Rightarrow \$ \mathrm{t} 0=1
$$

- sltu \$t0, \$s0, \$s1 \# unsigned
- $+4,294,967,295>+1 \Rightarrow \$ \mathrm{t} 0=0$


## Case/Switch Statement

- Case statement in C

```
switch (k){
    case 0: f=i+j;
    case 1: f=g+h;
    case 2: f=g-h;
    case 3: f=i-j;
```

Jump address table in memory
JumpTable[k]

Jump address table in memory
JumpTable[k]

\}

- A simplest way to implement case/switch is via a sequence of conditional tests, turning the case/switch statement into a chain of if-then-else statement
- One more efficient way is via a jump address table or jump table. And, the program needs only to index into the table and then jump to the appropriate label of sequence


## Jump Register, jr



## Procedure Calling

## Steps required

Caller

1. Place parameters in registers
2. Transfer control to procedure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call

Note that you have only one set of registers !!

## Recall: Register Usage

\$a0 - \$a3: arguments (reg's 4-7)

- Used to pass parameters
$\$ \mathrm{v} 0, \$ \mathrm{v} 1$ : result values (reg's 2 and 3)
- Used to return values
\$t0 - \$t9: temporaries
- Can be overwritten by callee
\$s0 - \$s7: saved
- Must be saved/restored by callee
- \$gp: global pointer for static data (reg 28)
- \$sp: stack pointer (reg 29)
- \$fp: frame pointer (reg 30)
- \$ra: return address (reg 31)
- Used to return to the point of origin


## Procedure Call Instructions

- Procedure call: jump and link
jal ProcedureLabel
- Address of following instruction is saved in \$ra
- Jumps to target address
- Procedure return: jump register
jr \$ra
- Copies \$ra to program counter
- Can also be used for computed jumps
e.g., for case/switch statements


## Leaf Procedure Example

C code:
int leaf_example (int g, h, i, j)
\{ int f;
$f=(g+h)-(i+j) ;$
return f;
\}

- Arguments g, ..., j in \$a0, ..., \$a3
- f in $\$ \mathrm{~s} 0$ (hence, need to save $\$ \mathrm{~s} 0$ on stack)
- Result in \$v0


## Leaf Procedure Example

MIPS code:


## Nested Procedures

Procedures that call other procedures
For nested call, caller needs to save on the stack:

- Its return address
- Any arguments and temporaries needed after the call

Restore from the stack after the call

NCU

## A Recursive C Procedure Example

## C code:

 int fact (int n) \{if ( $n<1$ ) return f; else return $n$ * fact (n - 1); \}

- Argument n in $\$ \mathrm{aO}$
- Result in \$v0


## Non-Leaf Procedure Example

## MIPS code:



## Remark

What is and what is not preserved across a procedure call

| Preserved | Not preserved |
| :--- | :--- |
| Saved registers: $\$$ s $0-\$$ s 7 | Temporary registers: $\$$ t0-\$t9 |
| Stack pointer register: $\$$ sp | Argument registers: $\$ \mathrm{a} 0-\$ \mathrm{a} 3$ |
| Return address register: $\$$ ra | Return value registers: $\$ \mathrm{v} 0-\$$ v1 |
| Stack above the stack pointer | Stack below the stack pointer |

- \$sp is itself preserved by the callee adding exactly the same amount that was subtracted from it
- The other registers are preserved by saving them on the stack (if they are used) and restoring them from there


## Local Data on the Stack



- Local data allocated by callee (local variables to the procedure, but do not fit in registers)
- e.g., C automatic variables, arrays or structures, ...
- Procedure frame (activation record)
- Used by some compilers to manage stack storage


## Memory Layout

Text: program code

- Static data: constants and other static (global) variables
- e.g., static variables in C, constant arrays and strings
- \$gp initialized to $10008000_{\mathrm{H}}$ allowing $\pm$ offsets into this segment
Dynamic data: heap
- E.g., malloc in C, new in Java
- Stack: automatic storage

- Start in the high end of memory and grows down
Stack and heap are grown toward each other


## Character Data

Byte-encoded character sets

- ASCII (American standard code for information interchange): 128 characters
- 95 graphic, 33 control
- Latin-1: 256 characters

ASCII, +96 more graphic characters
Unicode: 32-bit character set (universal encoding)

- Used in Java (16-bit character), C++ wide characters, ...
- Most of the world's alphabets, plus symbols
- UTF-8, UTF-16: variable-length encodings
- UTF-32: 32-bit character


## Byte/Halfword Operations

Could use bitwise operations
MIPS byte/halfword load/store

- String processing is a common case
- Sign extend to 32 bits in rt

```
lb rt, offset(rs) lh rt, offset(rs)
```

- Zero extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

- Store just rightmost byte/halfword

```
sb rt, offset(rs) sh rt, offset(rs)
```


## String Copy Example

C code (naïve):

- Null-terminated string: used to mark the end of the string void strcpy (char $x[], ~ c h a r ~ y[])$ \{ int i;

$$
i=0 ;
$$

while ((x[i]=y[i])!='\0')
i $+=1$;
\}

- Addresses of $x, y$ in \$a0, \$a1
- i in \$s0


## String Copy Example

## MIPS code:



## 32-bit Constants

## Most constants are small

- 16-bit immediate is sufficient

For the occasional 32-bit constant
lui rt, constant; load upper immediate

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0

$$
4000000 \text { (22-bit)>16-bit }
$$

$$
\text { lui } \$ s 0,61
$$

$$
\begin{array}{|l|l|}
\hline 00000000001111010000000000000000 \\
\hline
\end{array}
$$

$$
\text { ori } \$ s 0, \$ s 0,230400000000001111010000100100000000
$$

## The Effect of the lui Instruction

| The machine language version of 1 ui $\$$ to, 255 非 $\$$ to is register 8: |  |  |  |
| :--- | :---: | :---: | :---: |
| $\qquad$001111 00000 01000 0000000011111111 |  |  |  |
| Contents of register \$t0 after executing 1ui $\$$ to, 255: |  |  |  |
| $\qquad y y y y$ |  |  |  |
| 0000000011111111 |  |  | 0000000000000000 |

- Either the compiler or the assembler must break large constants into pieces and then resemble them into a register.
- The immediate field's size is restricted
- The assembler must have a temporary register available in which to create the long values for resembling them into a register.
- That is why \$at (assembler temporary) is reserved for the assembler.


## Jump Addressing

j L1

| op | address |
| :---: | :---: |
| 6 bits | 26 bits |

Jump (j and ja1) instruction is J-type
The target address could be anywhere in text segment: Encode full address in instruction
(Pseudo) Direct jump addressing

- Target address $=\mathrm{PC}_{31 \ldots 28}:($ address $\times 4)$.



## Conditional Branch Addressing

beq \$t2, \$zero, L2

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

Branch instructions specify: opcode, two registers, and target address

- Most target address is near to the PC
- Forward or backward
- PC-relative addressing

Note: Word-alignment access

- Target address = PC + offset $\times 4$
- PC already incremented by 4 by this time


## Target Addressing Example

Loop code from earlier example

- Assume Loop at location 80000



## Branching Far Away

If branch target is too far to encode with 16-bit offset, assembler rewrites the code

Example

```
beq $s0,$s1, L1
    (larger than 16-bit offset)
        \downarrow
bne $s0,$s1, L2
j L1
```

L2:

## MIPS Addressing Modes



## Decoding Machine Code

Decoding: Reverse-engineer machine language to create the assembly language

- Example: 00af 8020hex

1. Convert hexadecimal to binary

00000000101011111000000000100000
2. Look at the op field to determine the operation

The op-field is 000000 . It is an R-type instruction
3. Decode the rest of the instruction by looking at the field values

| op | rs | rt | rd | shamt | funct |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 000000 | 00101 | 01111 | 10000 | 00000 | 100000 |

4. Reveal the assembly instruction add \$s0, \$a1, \$t7

| Name |  |  |  |  |  | Fields |  |  |  |  | Comments |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| Field size | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | All MIPS instructions are 32 bits long |  |  |  |  |  |
| R-format | op | rs | rt | rd | shamt | funct | Arithmetic instruction format |  |  |  |  |  |
| I-format | op | rs | rt | address/immediate |  |  |  |  | Transfer, branch, imm. format |  |  |  |
| J-format | op | target address |  |  |  |  | Jump instruction format |  |  |  |  |  |

## Synchronization Issue

- Two processors sharing an area of memory
- P1 writes, then P2 reads
- Data race if P1 and P2 don't synchronize
- Result depends on order of accesses
- Hardware-supplied synchronization is required
- Atomic read/write memory operation
- No other access to the location allowed between the read and write
- Could be a single instruction (but hard to implement)
- E.g., atomic swap of register $\leftrightarrow$ memory
- Or an atomic pair of instructions


## Synchronization in MIPS

Load linked: 11 rt, offset(rs)

- Store conditional: sc rt, offset(rs)
- Succeeds if location not changed since the 11
- Returns 1 in rt
- Fails if location is changed

Returns 0 in rt

- Example: atomic swap (to test/set lock variable)
try: add \$t0,\$zero,\$s4 ;copy exchange value

sc $\$ \mathrm{t0} 0$ (\$s1) ;store conditional
beq \$t0,\$zero,try ;branch store fails
add \$s4,\$zero,\$t1 ;put load value in \$s4
The contents of $\$$ s4 and the memory location specified by $\$$ s1 have been exchanged

IIISI: Of ELECTROMIICS

## Translation and Startup



## Assembler Pseudoinstructions

Most assembler instructions represent machine instructions one-to-one

Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 -> add $t0, $zero, $t1
blt $t0, $t1, L -> slt $at, $t0, $t1
bne $at, $zero, L
```

The cost of pseudoinstructions is reserving one register, \$at (register 1): assembler temporary

## Producing an Object Module

Assembler (or compiler) translates program into machine instructions and keeps track of labels used in branches and data transfer instruction in a symbol table.
Object module provides information for building a complete program from the sixe distinct pieces (the object file for UNIX)

- Header: used to describe the contents of the object module
- Text segment: translated machine codes
- Static data segment: data allocated for the life of the program
- Relocation info: for contents that depend on absolute location when the program is loaded into memory
- Symbol table: global definitions and external refs (or remaining labels) that are not defined
- Debug info: for associating with source code


## Linking Object Modules

Linker: takes all the independently assembled program and stiches them together
3 steps for linker to produce an executable image

1. Merges segments (i.e. place code and data modules symbolically in memory)
2. Resolve labels (determine their addresses)
3. Patch location-dependent and external refs

Could leave location dependencies for fixing by a relocating loader

- But with virtual memory, no need to do this
- Program can be loaded into absolute location in virtual memory space

Reading Assignment:
P-122 Example

## Loading a Program

Load from image file on disk into memory

1. Read header to determine segment sizes
2. Create (virtual) address space, which is large enough for the text and data
3. Copy text and initialized data into memory

- Or set page table entries so they can be faulted in

4. Set up arguments on stack, if necessary
5. Initialize registers (including \$sp, \$fp, \$gp to the first free location)
6. Jump to startup routine

- Copies arguments to $\$ \mathrm{a} 0, \ldots$ and calls main
- When main returns, do exit system-call


## Dynamic Linking

Static linking problem

- The library routines become part of the executable code. It keeps using the old version of the library even though a new one is released.
- It loads all routines in the library that are called anywhere in he executable, even if those calls are not executed.
Dynamically linked libraries (DLL): only link/load library procedure when it is called
- Requires procedure code to be relocatable
- Avoids image bloat caused by static linking of all (transitively) referenced libraries
- Automatically picks up new library versions


## Lazy Linkage

Indirection table

Stub: Loads routine ID, Jump to linker/loader

Linker/loader code

Dynamically mapped code


## C Sort Example

Illustrates use of assembly instructions for a C bubble sort function
Swap procedure (leaf)
void swap(int v[], int k) \{
int temp;
temp $=\mathrm{v}[\mathrm{k}]$;
$\mathrm{v}[\mathrm{k}]=\mathrm{v}[\mathrm{k}+1] ;$
$v[k+1]=$ temp;
\}

- v in \$a0, k in \$a1, temp in \$t0


## The Procedure Swap



## The Sort Procedure in C

Non-leaf (calls swap)
void sort (int v[], int n)
\{ int i, j; for (i = 0; i < n; i += 1) \{ for ( $\mathrm{j}=\mathrm{i}-1$; $j>=0$ \&\& $v[j]>v[j+1] ;$ j $-=1$ ) \{ swap(v,j); \} \}
\}

- vin \$a0, kin \$a1, in in $\mathbf{~} 0$, j in \$s1


## The Procedure Body



## The Full Procedure

| sort: | $\begin{aligned} & \text { addi } \$ \text { sp, \$sp, }-20 \\ & \text { sw } \$ r a, 16(\$ s p) \\ & \text { sw } \$ s 3,12(\$ s p) \\ & \text { sw } \$ s 2,8(\$ s p) \\ & \text { sw } \$ s 1,4(\$ s p) \\ & \text { sw } \$ s 0,0(\$ s p) \\ & \hline \end{aligned}$ | \# make room on stack for 5 registers <br> \# save \$ra on stack <br> \# save \$s3 on stack <br> \# save \$s2 on stack <br> \# save \$s1 on stack <br> \# save \$s0 on stack |
| :---: | :---: | :---: |
|  | ... | \# procedure body |
| exit1: | $\begin{aligned} & \text { 7w \$s0, 0(\$sp) } \\ & \text { 1w \$s1, 4(\$sp) } \\ & \text { 7w \$s2, 8(\$sp) } \\ & \text { 7w \$s3, 12 (\$sp) } \\ & \text { 7w \$ra, 16(\$sp) } \\ & \text { addi \$sp, \$sp, } 20 \end{aligned}$ | \# restore \$s0 from stack <br> \# restore \$s1 from stack <br> \# restore \$s2 from stack <br> \# restore \$s3 from stack <br> \# restore \$ra from stack <br> \# restore stack pointer |
|  | jr \$ra | \# return to calling routine |

## ARM \& MIPS Similarities

ARM: the most popular embedded core Similar basic set of instructions to MIPS

|  | ARM | MIPS |
| :--- | :---: | :---: |
| Date announced | 1985 | 1985 |
| Instruction size | 32 bits | 32 bits |
| Address space | Aligned | Aligned |
| Data alignment | 9 | 3 |
| Data addressing modes | $15 \times 32$-bit <br> Memory <br> mapped | Memory <br> mapped |
| Registers |  |  |
| Input/output |  |  |

## Compare and Branch in ARM

Uses condition codes for result of an arithmetic/logical instruction

- Negative, zero, carry, overflow
- Compare instructions to set condition codes without keeping the result
- Each instruction can be conditional
- Top 4 bits of instruction word: condition value
- Can avoid branches over single instructions


## Instruction Encoding



## The Intel x86 ISA

Evolution with backward compatibility

- 8080 (1974): 8-bit microprocessor

Accumulator, plus 3 index-register pairs

- 8086 (1978): 16-bit extension to 8080
- Complex instruction set (CISC)
- 8087 (1980): floating-point coprocessor

Adds FP instructions and register stack

- 80286 (1982): 24-bit addresses, MMU

Segmented memory mapping and protection

- 80386 (1985): 32-bit extension (now IA-32)

Additional addressing modes and operations

- Paged memory mapping as well as segments


## The Intel x86 ISA

Further evolution...

- i486 (1989): pipelined, on-chip caches and FPU
- Compatible competitors: AMD, Cyrix, ...
- Pentium (1993): superscalar, 64-bit datapath
- Later versions added MMX (Multi-Media eXtension) instructions

The infamous FDIV bug

- Pentium Pro (1995), Pentium II (1997)
- New microarchitecture (see Colwell, The Pentium Chronicles)
- Pentium III (1999)
- Added SSE (Streaming SIMD Extensions) and associated registers
- Pentium 4 (2001)
- New microarchitecture

Added SSE2 instructions

## The Intel x86 ISA

And further...

- AMD64 (2003): extended architecture to 64 bits
- EM64T - Extended Memory 64 Technology (2004)
- AMD64 adopted by Intel (with refinements)
- Added SSE3 instructions
- Intel Core (2006)

Added SSE4 instructions, virtual machine support

- AMD64 (announced 2007): SSE5 instructions - Intel declined to follow, instead...
- Advanced Vector Extension (announced 2008)
- Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
- Technical elegance $\neq$ market success


## Basic x86 Registers



## Basic x86 Addressing Modes

Two operands per instruction

| Source/dest operand | Second source operand |
| :---: | :---: |
| Register | Register |
| Register | Immediate |
| Register | Memory |
| Memory | Register |
| Memory | Immediate |

## Memory addressing modes

- Address in register
- Address $=R_{\text {base }}+$ displacement
- Address $=R_{\text {base }}+2^{\text {scale }} \times R_{\text {index }}$ (scale $=0,1,2$, or 3 )
- Address $=R_{\text {base }}+2^{\text {scale }} \times R_{\text {index }}+$ displacement


## x86 Instruction Encoding


d. PUSH ESI

| $\mathbf{5}$ | $\mathbf{3}$ |
| :---: | :---: |
| PUSH | Reg |

## e. ADD EAX, \#6765


$\qquad$

## Variable length encoding

- Postfix bytes specify addressing mode
- Prefix bytes modify operation

Operand length, repetition, locking, ...
f. TEST EDX, \#42

| 7 | 1 | 8 |  |
| :---: | :---: | :---: | :---: |
| TEST | $\mathbf{w}$ | Postbyte | 32 |

## Implementing IA-32

Complex instruction set makes implementation difficult

- Hardware translates instructions to simpler microoperations

Simple instructions: 1-1
Complex instructions: 1-many

- Microengine similar to RISC
- Market share makes this economically viable

Comparable performance to RISC

- Compilers avoid complex instructions


## ARM v8 Instructions

## In moving to 64-bit, ARM did a complete overhaul

## ARM v8 resembles MIPS

- Changes from v7:
- No conditional execution field
- Immediate field is 12-bit constant
- Dropped load/store multiple
- PC is no longer a GPR
- GPR set expanded to 32

Addressing modes work for all word sizes

- Divide instruction
- Branch if equal/branch if not equal instructions


## Fallacies

Powerful instruction $\Rightarrow$ higher performance

- Fewer instructions required
- But complex instructions are hard to implement
- May slow down all instructions, including simple ones
- Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
- But modern compilers are better at dealing with modern processors
- More lines of code $\Rightarrow$ more errors and less productivity


## Fallacies

## Backward compatibility $\Rightarrow$ instruction set doesn't change

- But they do accrete more instructions

x86 instruction set


## Concluding Remarks

Design principles

1. Simplicity favors regularity
2. Smaller is faster
3. Make the common case fast
4. Good design demands good compromises

Layers of software/hardware

- Compiler, assembler, hardware MIPS: typical of RISC ISAs
- c.f. x86


## Concluding Remarks

## Measure MIPS instruction executions in benchmark programs

- Consider making the common case fast
- Consider compromises

| Instruction class | MIPS examples | SPEC2006 Int | SPEC2006 FP |
| :---: | :---: | :---: | :---: |
| Arithmetic | add, sub, addi | $16 \%$ | $48 \%$ |
| Data transfer | lw, sw, 1b, 7bu, 1h, <br> 1hu, sb, 7ui | $35 \%$ | $36 \%$ |
| Logical | and, or, nor, andi, <br> ori, s17, sr1 | $12 \%$ | $4 \%$ |
| Cond. Branch | beq, bne, s7t, s7ti, <br> s 7 tiu | $34 \%$ | $8 \%$ |
| Jump | j, jr, ja1 | $2 \%$ | $0 \%$ |

