## HW4 Answer

## 5.1

Cx.y is cache line y in core x .
a. C0: R AC20 $\rightarrow$ C0.0: (S, AC20, 0020), returns 0020
b. C0: W AC20 $\leftarrow 80 \rightarrow$ C0.0: (M, AC20, 0080)

C3.0: (I, AC20, 0020)
c. C3: W AC20 $\leftarrow 80 \quad \rightarrow \quad$ C3.0: $(\mathrm{M}, \mathrm{AC} 20,0080)$
d. C1: R AC10 $\rightarrow$ C1.2: (S, AC10, 0010) returns 0010
e. C0: W AC08 $\leftarrow 48 \rightarrow$ C0.1 (M, AC08, 0048) C3.1: (I, AC08, 0008)
f. C0: W AC30 $\leftarrow 78 \rightarrow \mathrm{C} 0.2:(\mathrm{M}, \mathrm{AC} 30,0078)$ M: AC10 $\leftarrow 0030$ (write-back to memory)
g. C3: W AC30ヶ78 $\rightarrow$ C3.2:( M, AC30, 0078)

## 5.2

a. C0: R AC20 Read miss, satisfied by memory

C0: R AC28 Read miss, satisfied by C1's cache
C0: R AC20 Read miss, satisfied by memory, write-back 110
Implementation 1: $100+40+10+100+10=260$ stall cycles
Implementation 2: $100+130+10+100+10=350$ stall cycles
b. C0: R AC00 Read miss, satisfied by memory

C 0 : W AC $08 \leftarrow 48$ Write hit, sends invalidate
C0: W AC20 $\leftarrow 78$ Write miss, satisfied by memory, write back 110
Implementation 1: $100+15+10+100=225$ stall cycles
Implementation 2: $100+15+10+100=225$ stall cycles
c. C1: R AC20 Read miss, satisfied by memory

C1: R AC28 Read hit
C1: R AC20 Read miss, satisfied by memory
Implementation 1: $100+0+100=200$ stall cycles
Implementation 2: $100+0+100=200$ stall cycles
d. C1: R AC00 Read miss, satisfied by memory

C1: W AC08 $\leftarrow 48$ Write miss, satisfied by memory, write back AC28
C1: W AC20 $\leftarrow 78$ Write miss, satisfied by memory
Implementation 1: $100+100+10+100=310$ stall cycles
Implementation 2: $100+100+10+100=310$ stall cycles

## 5.3


5.4 a. C0: R AC00, Read miss, satisfied in memory, no sharers MSI: S, MESI: E

C0: W AC00 $\leftarrow 40$ MSI: send invalidate, MESI: silent transition from E to M
MSI: $100+15=115$ stall cycles
MESI: $100+0=100$ stall cycles
b. C0: R AC20, Read miss, satisfied in memory, sharers both to S

C0: W AC20 $\leftarrow 60$ both send invalidates
Both: $100+15=115$ stall cycles
c. C0: R AC00, Read miss, satisfied in memory, no sharers MSI: S, MESI: E

C0: R AC20, Read miss, memory, silently replace 120 from S or E
Both: $100+100=200$ stall cycles, silent replacement from E
d. C0: R AC00, Read miss, satisfied in memory, no sharers MSI: S, MESI: E C1: W AC00 $\leftarrow 60$, Write miss, satisfied in memory regardless of protocol Both: $100+100=200$ stall cycles, don't supply data in E state (some protocols do)
e. C0: R AC00, Read miss, satisfied in memory, no sharers MSI: S, MESI: E

C 0 : W AC00 $\leftarrow 60$, MSI: send invalidate, MESI: silent transition from E to M
C1: W AC00 $\leftarrow 40$, Write miss, C0's cache, write-back data to memory
MSI: $100+15+40+10=165$ stall cycles
MESI: $100+0+40+10=150$ stall cycles

P1: P2:
$\mathrm{A}=1$;
$\mathrm{B}=1$;
$\mathrm{A}=2$;
While ( $\mathrm{A}<>1$ );
While ( $\mathrm{B}==0$ );
$\mathrm{B}=2$;
Without an optimizing compiler the threads, SC will allow different orderings. Depending on the relative speeds of P1 and P2, "While (A $<>1$ );" may be legitimately executed
a. Zero times:
$\mathrm{B}=1 ; \rightarrow \mathrm{A}=1 ; \rightarrow$ While $(\mathrm{A}<>1) ; \rightarrow \mathrm{B}=2 ; \rightarrow \mathrm{A}=2$; While $(\mathrm{B}==0)$;
$B$ will be set to 2
b. Infinite number of times:
$\mathrm{B}=1 ; \rightarrow \mathrm{A}=1 ; \rightarrow \mathrm{A}=2 ; \rightarrow$ While $(\mathrm{A}<>1) ; \ldots .$.
B will be set to 1
c. A few times ( A is initially 0 )
$\mathrm{B}=1 ; \rightarrow$ While $(\mathrm{A}<>1) ; \mathrm{A}=1 ; \rightarrow \mathrm{B}=2 ; \rightarrow \mathrm{A}=2 ; \ldots$
B will be set to 2
An optimizing compiler might decide that the assignment " $\mathrm{A}=1$;" is extraneous (because A is not read between the two assignments writing to it) and remove it. In that case, "while A .." will loop forever.
a. $\psi$

The general form for Amdahl's Law is

$$
\text { Speedup }=\frac{\text { Execution time }_{\text {old }}}{\text { Execution time }_{\text {new }}}=T / t
$$

To compute the formula for speedup we need to derive the new execution time. The exercise states that for the portion of the original execution time that can use $i$ processors is given by
$\underline{\underline{F}( }, p)$. The time for running the application on $p$ processors is given by summing the times required for each portion of the execution time that can be sped up using $i$ processors, where $i$ is between one and $p$. This vields

$$
\mathrm{t}=\mathrm{T} * \sum_{i=1}^{p} \frac{f(i, p)}{i}
$$

The new speedup formula is then $1 / \sum_{i=1}^{p} \frac{f(i, p)}{i}$. b.

New run time for 8 processors $=\underline{T}(0.2 / 1+0.2 / 2+0.1 / 4+0.05 / 6+0.45 / 8)=0.39 * T$ $($ speedup $=2.57)$
c. ${ }^{+}$

New run time for 32 processors $=\underline{\mathrm{T}}(0.2 / 1+0.2 / 2+0.1 / 4+0.05 / 6+0.15 / 8+0.2 / 16+$ $0.1 / 32)=0.369 * \mathrm{~T}($ speedup $=2.72)$
(c) New runtime for infinite processors $=\underline{T}(0.2 / 1+0.2 / 2+0.1 / 4+0.05 / 6+0.15 / 8+$ $0.2 / 16+0.1 / 128)=0.365 * \mathrm{~T}($ speedup $=2.74)$

### 5.22

i. 64 processors arranged as a ring $\rightarrow$ largest number of communication hops $=32$ $100+10 \times 32=420 \mathrm{~ns}$
ii. 64 processors arranged as a $8 \times 8$ grid $\rightarrow$ largest number of communication hops $=14$ $\mathbf{1 0 0 + 1 0 x 1 4 = 2 4 0 ~ n s}$
iii. 64 processors arranged as a hypercube $\rightarrow$ largest number of communication hops $=6$ (log64)
$100+10 \times 6=160 \mathrm{~ns}$
b.
i. Worst case $\mathrm{CPI}=0.75+0.2 / 100 \mathrm{x}(420) \times \mathbf{2 . 0}=\mathbf{2 . 4 3}$
ii. Worst case $\mathrm{CPI}=0.75+0.2 / 100 \times(240) \times \mathbf{2} . \mathbf{0}=\mathbf{1 . 7 1}$
iii. Worst case CPI $=0.75+0.2 / 100 \times(160) \times \mathbf{2} .0=\mathbf{1 . 3 9}$

### 5.23

To keep the figures from becoming cluttered, the coherence protocol is split into two parts. Figure S. 3 presents the CPU portion of the coherence protocol, and

Figure S. 4 presents the bus portion of the protocol.


Figure S.3 CPU portion of the simple cache coherency protocol for write-through caches.


Figure S. 4 Bus portion of the simple cache coherency protocol for write-through caches.
The major change introduced in moving from a write-back to write-through cache is the elimination of the need to access dirty blocks in another processor's caches. As a result, in the write-through protocol it is no longer necessary to provide the hardware to force write back on read accesses or to abort pending memory accesses. As memory is updated during any write on a write-through cache, a processor that generates a read miss will always retrieve the correct information from memory. It is not possible for valid cache blocks to be incoherent with respect to main memory in a system with write-through caches.

