




5008: Computer Architecture

Chapter 1 - Fundamentals of Computer Design



Processor Performance





• VAX : ~25%/year 1978 to 1986

• RISC + x86: ~52%/year 1986 to 2002



UniProcessor Performance

- Early 1970s, mainframes and minicomputers
 - 25%~30% growth per year in performance
- Late 1970, microprocessor
 - 35% growth per year in performance
- Early 1980s, Reduced Instruction Set Computer (RISC) architectures
 - 2 critical performance techniques
 - ILP (initially through pipelining and later through multiple instruction issue)
 - · Cache
 - 50% growth per year in performance
- 1998~2000, relative performance
 - By technology: 1.35×per year
 - By technology + architecture, overall: 1.58 \times per year Note: 1.58 \approx 1.35 \times (1+15%), the architecture improvement factor is 15%





CISC (Complex Instruction Set Computer)

複雜指令集

複雜指令集微處理器的唯讀記憶體裡,有一大群的指令,以及次指令,兩數字相乘或將字串移到另一個位置,都需要這些指令及次指令。當作業系統或應用程式需要處理器執行特定工作時,程式本身會送出該指令的名稱及若干必要資訊給處理器;兩數相乘時,需把這兩數所在隨機記憶體位址一併交給處理器。

2 複雜指令集的各指令長短不一, 微處理器需先審視指令,決定該 指令需要多少處理空間,然後在 內部記憶體裡切出一塊適合的區 域。有若干載入及儲存指令的方 法,處理器必須判斷何者是載入 及儲存各指令的最佳對策。這些 事前的準備工作,減緩了實際的 執行時間 3 處理器把軟體送來的指令交給解碼 單元,將指令翻譯為微碼,即一連 串微小的指令,交給極微處理器運 算,極微處理器有點像是處理器裡 的處理器。




5 極微處理器依序執行微碼指令,每個指令都須先經過好幾個複雜的步驟,才能執行完畢。另有一些複雜的電路處理這些步驟,經歷這些電路都需要若干時間。複雜指令集處理器執行單一運算,通常需要四至十個週期,80386 裡,執行一個數學運算,最多可能用到 43 個週期。

4 有的指令可能需要其他指令的運算結果,才能夠繼續執行,所以一次祗執行一個指令,其他的指令都排隊等著,依序執行。



RISC (Reduced Instruction Set Computer)







Preview

- Two key reasons to rapid improvement in computer performance since the mid-1980s
 - advances in the technology
 - innovation in computer design







Facts

- Since 2002, processor performance has dropped from about 50% to about 20% per year
 - High power dissipation
 - Little ILP left to exploit efficiently
 - Almost unchanged memory latency
- Faster uniprocessor or Multiple processors?






Outline

- Computer Science at a crossroads
- Computer Architecture vs. Instruction Set Arch.
- What Computer Architecture brings to table?





- Old Conventional Wisdom: Power is free, Transistors expensive
- New Conventional Wisdom: "Power wall" Power expensive, Transistors free (Can put more on chip than can afford to turn on)
- Old CW: Sufficiently increasing Instruction Level Parallelism via compilers, innovation (Out-of-order, speculation, VLIW, ...)
- New CW: "ILP wall" law of diminishing returns on more HW for ILP
- Old CW: Multiplies are slow, Memory access is fast
- New CW: "Memory wall" Memory slow, multiplies fast (200 clock cycles to DRAM memory, 4 clocks for multiply)
- Old CW: Uniprocessor performance 2X / 1.5 yrs
- New CW: Power Wall + ILP Wall + Memory Wall = Brick Wall
 - Uniprocessor performance now 2X / 5(?) yrs
 - ⇒ Sea change in chip design: multiple "cores" (2X processors per chip / ~ 2 years)
 - More simpler processors are more power efficient






• RISC + x86: ??%/year 2002 to present






Sea Change in Chip Design

- Intel 4004 (1971): 4-bit processor, 2312 transistors, 0.4 MHz, 10 micron PMOS, 11 mm² chip
- RISC II (1983): 32-bit, 5 stage pipeline, 40,760 transistors, 3 MHz, 3 micron NMOS, 60 mm² chip
- 125 mm² chip, 0.065 micron CMOS = 2312 RISC II+FPU+Icache+Dcache
 - RISC II shrinks to ~ 0.02 mm² at 65 nm
 - Caches via DRAM or 1 transistor SRAM?
 - Proximity Communication via capacitive coupling at > 1 TB/s?
 (Ivan Sutherland @ Sun / Berkeley)







Processor is the new transistor?



Problems with Sea Change

- Algorithms, Programming Languages, Compilers, Operating Systems, Architectures, Libraries, ... not ready to supply Thread Level Parallelism or Data Level Parallelism for 1000 CPUs / chip,
- Architectures not ready for 1000 CPUs / chip
 - Unlike Instruction Level Parallelism, cannot be solved just by computer architects and compiler writers alone, but also cannot be solved without participation of computer architects
- This edition of textbook--Computer Architecture: A
 Quantitative Approach explores shift from Instruction
 Level Parallelism to Thread Level Parallelism / Data Level
 Parallelism





Outline

- Computer Science at a Crossroads
- Computer Architecture vs. Instruction Set Arch.
- What Computer Architecture brings to table







Instruction Set Architecture?


"... the attributes of a [computing] system as seen by the programmer, i.e. the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation."

- Amdahl, Blaauw, and Brooks, 1964

Organization of Programmable Storage

SOFTWARE


- Data Types & Data Structures: Encodings & Representations
- Instruction Formats
- •Instruction (or Operation Code) Set
- ·Modes of Addressing and Accessing Data Items and Instructions
- ·Exceptional Conditions





Instruction Set Architecture









ISA: Critical Interface




- Properties of a good abstraction
 - Lasts through many generations (portability)
 - Used in many different ways (generality)
 - Provides convenient functionality to higher levels
 - Permits an efficient implementation at lower levels





Example: MIPS



Programmable storage

2^32 x <u>bytes</u>
31 x 32-bit GPRs (R0=0)
32 x 32-bit FP regs (paired DP)
HI, LO, PC

Data types?

Format?

Addressing Modes?

Arithmetic logical

Add, AddU, Sub, SubU, And, Or, Xor, Nor, SLT, SLTU, AddI, AddIU, SLTI, SLTIU, AndI, Orl, Xorl, *LUI* SLL, SRL, SRA, SLLV, SRLV, SRAV

Memory Access

LB, LBU, LH, LHU, LW, LWL,LWR SB, SH, SW, SWL, SWR

Control

J, JAL, JR, JALR

32-bit instructions on word boundary



BEq, BNE, BLEZ, BGTZ, BLTZ, BGEZ, BLTZAL, BGEZAL

CA Lecture01 - fundamentals (cwliu@twins.ee.nctu.edu.tw)



Task of the Computer Designer

- Instruction set design
- Functional organization
- · Logic design and implementation
 - To design a machine to optimize the tradeoff of the performance, while staying within cost and power constraints
- "Organization"-including the high-level aspects of computer design, such as memory system, bus structure, internal CPU
 - 2 processors with identical instruction set but very different organizations
 - NEC VR 4122 v.s. NEC VR 5432
 MIPS64 instruction set, but different pipeline and cache organization
- "Hardware" The detailed logic design and the packaging technology
 - 2 processor with identical instruction set and nearly identical organizations, but they differ in the hardware implementation
 - Pentium II v.s. Celeron
 different clock rate and different memory system
 CA Lecture01 fundamentals (cwliu@twins.ee.nctu.edu.tw)







ISA vs. Computer Architecture

- Old definition of computer architecture
 - = instruction set design
 - Other aspects of computer design called implementation
 - Insinuates implementation is uninteresting or less challenging
- Our view is computer architecture >> ISA
 - Architect's job much more than instruction set design; technical hurdles today more challenging than those in instruction set design
- Since instruction set design not where action is, some conclude computer architecture (using old definition) is not where action is
 - The differences among instruction sets are small and when there are distinct application areas





Comp. Arch. is an Integrated Approach




- What really matters is the functioning of the complete system
 - hardware, runtime system, compiler, operating system, and application
 - In networking, this is called the "End to End argument"
- Computer architecture is not just about transistors, individual instructions, or particular implementations
 - E.g., Original RISC projects replaced complex instructions with a compiler + simple instructions





Computer Architecture is Design and Analysis






Creativity

An iterative process:

- Searching the space of possible designs
 At all levels of computer systems







Outline

- Computer Science at a Crossroads
- Computer Architecture v. Instruction Set Arch.
- What Computer Architecture brings to table







- Other fields often borrow ideas from architecture
- Quantitative Principles of Design
 - 1. Take Advantage of Parallelism
 - 2. Principle of Locality
 - 3. Focus on the Common Case
 - 4. Amdahl's Law
 - 5. The Processor Performance Equation
- Careful, quantitative comparisons
 - Define, quantity, and summarize relative performance
 - Define and quantity relative cost
 - Define and quantity dependability
 - Define and quantity power
- Culture of anticipating and exploiting advances in technology
- Culture of well-defined interfaces that are carefully implemented and thoroughly checked





1) Taking Advantage of Parallelism


- Increasing throughput of server computer via multiple processors or multiple tasks/disks
- Detailed HW design
 - Carry lookahead adders uses parallelism to speed up computing sums from linear to logarithmic in number of bits per operand
 - Multiple memory banks searched in parallel in setassociative caches
- Pipelining: overlap instruction execution to reduce the total time to complete an instruction sequence.
- ILP
- DLP, TLP






Pipelined Instruction Execution

Time (clock cycles)



2) The Principle of Locality

- The Principle of Locality:
 - Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
 - Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
 - Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straight-line code, array access)
- Last 30 years, HW relied on locality for memory perf.









Memory Hierarchy













3) Focus on the Common Case

- Common sense guides computer design
 - Since its engineering, common sense is valuable
- In making a design trade-off, favor the frequent case over the infrequent case
 - E.g., Instruction fetch and decode unit used more frequently than multiplier, so optimize it 1st
 - E.g., If database server has 50 disks / processor, storage dependability dominates system dependability, so optimize it 1st
- Frequent case is often simpler and can be done faster than the infrequent case
 - E.g., overflow is rare when adding 2 numbers, so improve performance by optimizing more common case of no overflow
 - May slow down overflow, but overall performance improved by optimizing for the normal case
- What is frequent case and how much performance improved by making case faster => Amdahl's Law









Execution time_{new}

= Execution time_{old} \times (1-Fraction_{enhanced})

$$+ \operatorname{Execution \ time}_{\operatorname{old}} \times \operatorname{Fraction}_{\operatorname{enhanced}} \times \frac{1}{\operatorname{Speedup}_{\operatorname{enhanced}}}$$

$$\therefore Speedup_{overall} = \frac{Execution time_{old}}{Execution time_{new}}$$

$$= \frac{1}{(1-Fraction_{enhanced}) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$







Example

Two design alternative for FP square root

- 1. Add FPSQR hardware
 - 20% of the execution time in benchmark
 - → Speedup factor 10
- 2. Make all FP instructions faster

50% of the execution time for all FP instructions

→ 1.6 times faster

Answer

Speedup_{FPSQR} =
$$\frac{1}{(1-0.2) + \frac{0.2}{10}} = 1.22$$

Speedup_{FP} =
$$\frac{1}{(1-0.5) + \frac{0.5}{1.6}} = 1.23$$

→ Improving the performance of the FP operations overall is slightly better because of the higher frequency





4) Amdahl's Law

$$\textbf{ExTime}_{\text{new}} = \textbf{ExTime}_{\text{old}} \times \left[(1 - \text{Fraction}_{\text{enhanced}}) + \frac{\text{Fraction}_{\text{enhanced}}}{\text{Speedup}_{\text{enhanced}}} \right]$$

$$Speedup_{overall} = \frac{ExTime_{old}}{ExTime_{new}} = \frac{1}{\left(1 - Fraction_{enhanced}\right) + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}}$$

Best you could ever hope to do:

$$Speedup_{maximum} = \frac{1}{(1 - Fraction_{enhanced})}$$







5) Processor Performance Equation

CPU time = Instruction count \times Cycles per instruction \times Cycle time

$$= \frac{Instructions}{Program} \times \frac{Clock\ cycles}{Instruction} \times \frac{Seconds}{Clock\ cycle}$$

$$= \frac{Seconds}{Program}$$

It is difficult to change one parameter in complete isolation from others!!

- Instruction set architecture and compiler technology
- Organization and instruction set architecture
- Hardware technology and organization



Aspects of CPU Performance (CPU Law)

Inst Cycle
Count Time

	Inst Count	СРІ	Clock Rate
Program	X		
Compiler	X	(X)	
Inst. Set.	X	X	
Organization		X	X
Technology			X









$$CPU clock cycles = \sum_{i=1}^{n} CPI_{i} \times IC_{i}$$

Throughput

CPI; = average number of clock cycles for instruction i

 IC_i = number of time the instruction i is executed in a program

CPU time =
$$(\sum_{i=1}^{n} CPI_{i} \times IC_{i}) \times clock$$
 cycle time

$$CPI = \frac{\sum_{i=1}^{n} CPI_{i} \times IC_{i}}{Instruction \ count} = \sum_{i=1}^{n} CPI_{i} \times \frac{IC_{i}}{Instruction \ count}$$







Example

We have the following measurements:

Freq. of FP operation (other than FPSQR) = 25%

Average CPI of FP operation = 4

Average CPI of other instructions = 1.33

Freq. of FPSQR = 2%

CPI of FPSQR = 20

Assume we have 2 design alternatives

- 1. CPI of FPSQR: $20 \rightarrow 2$, 10 times improve
- 2. CPI of FP operations: $4 \rightarrow 2.5$, 1.6 times improve

Answer: (Only CPI changes, clock rate, instruction count remains identical)

$$CPI_{original} = \sum_{i=1}^{n} CPI_{i} \times (IC_{i} / Instruction count) = 4 \times 0.25 + 1.33 \times 0.75 = 2.0$$

$$\begin{aligned} \text{CPI}_{\text{new FPSQR}} &= \text{CPI}_{\text{original}} - 2\% \; (\text{CPI}_{\text{old FPSQR}} - \text{CPI}_{\text{new FPSQR only}}) \\ &= 2.0 - 2\% \; (20 - 2) = 1.64 \end{aligned}$$

$$CPI_{new FP} = \sum_{i=1}^{n} CPI_{i} \times (IC_{i} / Instruction count) = 2.5 \times 0.25 + 1.33 \times 0.75 = 1.625$$

Better‼

CA Lecture01 - fundamentals (cwliu@twins.ee.nctu.edu.tw)



And Some Concluding Remarks ...

- Computer Architecture >> instruction sets
- Computer Architecture skill sets are different
 - 5 Quantitative principles of design
 - Quantitative approach to design
 - Solid interfaces that really work
 - Technology tracking and anticipation
- Computer Science at the crossroads from sequential to parallel computing
- Read Chapter 1, then Appendix A

